llvm-project/llvm/test/CodeGen
Matt Devereau 4244f95cc6 [AArch64][SVE] Enable bf16 vector.insert
Allow passthrough bf16 registers for vector.insert

Differential revision: https://reviews.llvm.org/D114858
2021-12-02 12:59:19 +00:00
..
AArch64 [AArch64][SVE] Enable bf16 vector.insert 2021-12-02 12:59:19 +00:00
AMDGPU [AMDGPU] Set most sched model resource's BufferSize to one 2021-12-01 22:31:28 -08:00
ARC
ARM [ARM] Teach getIntImmCostInst about the cost of saturating fp converts 2021-12-02 07:56:27 +00:00
AVR [asm] Remove explicit branch for modifier 'l' 2021-11-19 09:19:53 -05:00
BPF BPF: Workaround InstCombine trunc+icmp => mask+icmp Optimization 2021-11-18 20:25:28 -08:00
CSKY [CSKY] First patch to construct codegen infra and generate first add instruction 2021-11-01 10:06:56 +08:00
Generic [asm] Correctly handle special names in variants 2021-11-15 15:37:09 -05:00
Hexagon [NFC][llvm][Hexagon] Inclusive Terms remove uses of sanity in Hexagon taget 2021-11-22 10:08:01 -05:00
Inputs
Lanai
M68k
MIR [DebugInfo][InstrRef][NFC] "Final" x86 test cleanup 2021-11-29 22:56:09 +00:00
MSP430
Mips [SelectionDAG] Optimize expansion for rotates/funnel shifts 2021-11-02 11:38:25 +00:00
NVPTX [NVPTX] Add imm variants for surface and texture instructions 2021-11-10 19:05:03 +03:00
PowerPC [DAG][PowerPC] Enable initial ISD::BITCAST SimplifyDemandedBits/SimplifyMultipleUseDemandedBits big-endian handling 2021-12-02 11:47:53 +00:00
RISCV [RISCV] Add inline expansion for vector ftrunc/fceil/ffloor. 2021-12-01 11:25:28 -08:00
SPARC [SPARC] Zero-extend the operands when doing UMULO on 64-bit integers 2021-11-14 19:59:52 +01:00
SystemZ [TwoAddressInstructionPass] Create register mapping for registers with multiple uses in the current MBB 2021-11-29 19:01:59 -08:00
Thumb [clang][ARM] PACBTI-M assembly support 2021-11-30 09:28:18 +00:00
Thumb2 [ARM] Correct range in isLegalAddressImm 2021-12-02 11:33:40 +00:00
VE [VE][NFC] Use POSIX-compatible stream redirection 2021-12-01 17:28:57 +01:00
WebAssembly [DAG] Create fptosi.sat from clamped fptosi 2021-11-30 15:29:14 +00:00
WinCFGuard
WinEH
X86 [X86][FP16] Only generate approximate rsqrt when Reciprocal is true for half type 2021-12-02 13:52:45 +08:00
XCore