| .. |
|
AArch64
|
[SimplifyCFG] Avoid quadratic on a predecessors number behavior in instruction sinking.
|
2017-12-21 01:22:13 +00:00 |
|
AMDGPU
|
[AMDGPU] Turn off MergeConsecutiveStores() before Instruction Selection for AMDGPU. Commit dbbb6c5fc3642987430866dffdf710df4f616ac7 turned on MergeConsecutiveStores() before Instruction Selection for all targets. Enough AMDGPU compiles go into an infinite loop ( MergeConsecutiveStores() merges two stores; LegalizeStoreOps() un-merges; MergeConsecutiveStores() re-merges, etc. ) to warrant turning it off until the issues can be addressed.
|
2017-12-19 19:26:23 +00:00 |
|
ARC
|
…
|
|
|
ARM
|
[DAGCombine] Improve ReduceLoadWidth for SRL
|
2017-12-21 12:55:04 +00:00 |
|
AVR
|
[AVR] Fix two CodeGen tests
|
2017-12-09 07:51:43 +00:00 |
|
BPF
|
bpf: add support for objdump -print-imm-hex
|
2017-12-20 19:39:58 +00:00 |
|
Generic
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
Hexagon
|
[Hexagon] Allow construction of HVX vector predicates
|
2017-12-20 20:49:43 +00:00 |
|
Inputs
|
…
|
|
|
Lanai
|
[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.
|
2017-12-07 10:40:31 +00:00 |
|
MIR
|
[YAML] Add support for non-printable characters
|
2017-12-18 17:38:03 +00:00 |
|
MSP430
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
|
Mips
|
[mips] Handle the emission of microMIPSr6 sll instruction when used as a nop.
|
2017-12-19 11:16:22 +00:00 |
|
NVPTX
|
[Memcpy Loop Lowering] Remove the fixed int8 lowering.
|
2017-12-18 15:31:14 +00:00 |
|
Nios2
|
[Nios2] final infrastructure to provide compilation of a return from a function
|
2017-12-07 12:35:02 +00:00 |
|
PowerPC
|
[PowerPC] Fix parest build failure in SPEC2017.
|
2017-12-21 15:42:50 +00:00 |
|
RISCV
|
[RISCV] Enable emission of alias instructions by default
|
2017-12-15 09:47:01 +00:00 |
|
SPARC
|
Revert r318704 - [Sparc] efficient pattern for UINT_TO_FP conversion
|
2017-12-11 22:25:04 +00:00 |
|
SystemZ
|
[MachineOperand][MIR] Add isRenamable to MachineOperand.
|
2017-12-12 17:53:59 +00:00 |
|
Thumb
|
[ARM] Add tests for D34515
|
2017-12-15 09:24:46 +00:00 |
|
Thumb2
|
[ARM] Register the Thumb2SizeReducePass. NFC
|
2017-12-19 12:19:08 +00:00 |
|
WebAssembly
|
[WebAssembly] Implement @llvm.global_ctors and @llvm.global_dtors
|
2017-12-15 00:17:10 +00:00 |
|
WinEH
|
Make x86 __ehhandler comdat if parent function is
|
2017-10-20 17:04:43 +00:00 |
|
X86
|
[X86][SSE] Split large PAVGB/PAVGW vectors to legal widths
|
2017-12-21 18:12:31 +00:00 |
|
XCore
|
…
|
|
4de5bb093c