| .. |
|
AMX
|
[mlir][NFC] Update AMX/LLVM/NVVM/X86 vector operations to use `hasVerifier` instead of `verifier`
|
2022-02-02 13:34:29 -08:00 |
|
Affine
|
[MLIR][Presburger] Move IntegerPolyhedron::reset to FlatAffineConstraints::reset
|
2022-02-27 22:27:28 +05:30 |
|
Arithmetic
|
[MLIR][Arith] Canonicalize cmpf(int to fp) to cmpi
|
2022-02-23 14:09:20 -05:00 |
|
ArmNeon
|
[mlir][vector][NFC] Split into IR, Transforms and Utils
|
2022-01-31 19:17:09 +09:00 |
|
ArmSVE
|
[mlir] Finish replacing OwningRewritePatternList with RewritePatternSet
|
2022-01-26 23:11:02 -08:00 |
|
Async
|
[mlir] Async: update condition for dispatching block-aligned compute function
|
2022-02-23 10:29:55 -08:00 |
|
Bufferization
|
[mlir][bufferize] Fix GCC build
|
2022-02-23 00:03:33 +09:00 |
|
Complex
|
[mlir][NFC] Update remaining dialect operations to use `hasVerifier` instead of `verifier`
|
2022-02-02 13:34:31 -08:00 |
|
ControlFlow
|
[mlir] Split out a new ControlFlow dialect from Standard
|
2022-02-06 14:51:16 -08:00 |
|
DLTI
|
[mlir] Add isa/dyn_cast support for dialect interfaces
|
2022-01-31 19:24:34 -08:00 |
|
EmitC
|
[mlir][emitc] Add a variable op
|
2022-02-24 15:25:21 +00:00 |
|
GPU
|
[mlir][gpu] Split ops sinking from gpu-kernel-outlining pass into separate pass
|
2022-02-17 10:34:20 +03:00 |
|
LLVMIR
|
[mlir] disallow side-effecting ops in llvm.mlir.global
|
2022-03-01 14:16:09 +01:00 |
|
Linalg
|
[mlir][OpDSL] Rename function to make signedness explicit (NFC).
|
2022-03-01 08:15:53 +00:00 |
|
Math
|
[mlir] Propagate NaNs in PolynomialApproximation
|
2022-02-18 09:25:36 +01:00 |
|
MemRef
|
[mlir] Fix unused var warning in the IR/MemRefOps.cpp
|
2022-03-01 19:53:52 +00:00 |
|
OpenACC
|
[mlir] Update uses of `parser`/`printer` ODS op field to `hasCustomAssemblyFormat`
|
2022-02-07 19:03:58 -08:00 |
|
OpenMP
|
[mlir][OpenMP][NFC] Removing unnecessary builders for wsloop
|
2022-02-28 14:22:43 +05:30 |
|
PDL
|
[mlir][NFC] Update PDL operations to use `hasVerifier` instead of `verifier`
|
2022-02-02 13:34:31 -08:00 |
|
PDLInterp
|
[mlir] Update uses of `parser`/`printer` ODS op field to `hasCustomAssemblyFormat`
|
2022-02-07 19:03:58 -08:00 |
|
Quant
|
[mlir][NFC] Split MlirQuant into proper IR/Utils/Transforms libraries
|
2022-02-03 10:54:52 -08:00 |
|
SCF
|
[mlir][memref] Add transformation to do loop multi-buffering
|
2022-02-24 09:41:21 -08:00 |
|
SPIRV
|
[mlir][spirv] Add a pass to unify aliased resource variables
|
2022-02-17 09:08:58 -05:00 |
|
Shape
|
[mlir][ODS] Infer return types if the operands are variadic but the results are not
|
2022-02-18 15:29:06 +01:00 |
|
SparseTensor
|
[mlir][linalg][sparse] add linalg optimization passes "upstream"
|
2022-02-17 08:55:50 -08:00 |
|
StandardOps
|
Rename PatternRewriteSet::insert to add
|
2022-02-18 12:18:41 +01:00 |
|
Tensor
|
[mlir] Match Arithmetic::ConstantOp and Tensor::ExtractSliceOp.
|
2022-02-28 23:09:03 +00:00 |
|
Tosa
|
Rename PatternRewriteSet::insert to add
|
2022-02-18 12:18:41 +01:00 |
|
Utils
|
[mlir][tensor] Extend reshape utils.
|
2022-02-18 09:57:39 +01:00 |
|
Vector
|
[mlir][ODS] Infer return types if the operands are variadic but the results are not
|
2022-02-18 15:29:06 +01:00 |
|
X86Vector
|
[mlir][Vector] Prevent AVX2 lowering for non-f32 transpose ops
|
2022-02-25 19:27:32 +00:00 |
|
CMakeLists.txt
|
[mlir] Split out a new ControlFlow dialect from Standard
|
2022-02-06 14:51:16 -08:00 |
|
Traits.cpp
|
[mlir] Fix broadcasting check with 1 values
|
2021-07-11 20:41:33 -07:00 |
2e32525d95