| .. |
|
AArch64
|
[AArch64] Improve orr+movk sequences for MOVi64imm.
|
2018-05-24 19:38:23 +00:00 |
|
AMDGPU
|
[AMDGPU] Fixed incorrect break from loop
|
2018-05-25 07:55:04 +00:00 |
|
ARC
|
…
|
|
|
ARM
|
ARM: be conservative when asked load/store alignment of weird type.
|
2018-05-21 12:43:54 +00:00 |
|
AVR
|
…
|
|
|
BPF
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
|
Generic
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
|
Hexagon
|
[Hexagon] Add patterns for accumulating HVX compares
|
2018-05-22 18:27:02 +00:00 |
|
Inputs
|
…
|
|
|
Lanai
|
…
|
|
|
MIR
|
[NFC] MIR-Canon: switching to a stable string sorting of instructions.
|
2018-05-13 06:07:20 +00:00 |
|
MSP430
|
Emit a left-shift instead of a power-of-two multiply for jump-tables
|
2018-05-16 08:58:26 +00:00 |
|
Mips
|
[mips] Merge MipsLongBranch and MipsHazardSchedule passes
|
2018-05-22 13:24:38 +00:00 |
|
NVPTX
|
[DAG] fold FP binops with undef operands to NaN
|
2018-05-21 23:54:19 +00:00 |
|
Nios2
|
…
|
|
|
PowerPC
|
[PowerPC] Remove the match pattern in the definition of LXSDX/STXSDX
|
2018-05-24 03:20:28 +00:00 |
|
RISCV
|
[RISCV] Lower the tail pseudoinstruction
|
2018-05-23 22:44:08 +00:00 |
|
SPARC
|
[DAGCombiner] Set the right SDLoc on a newly-created zextload (1/N)
|
2018-05-01 19:26:15 +00:00 |
|
SystemZ
|
[SystemZ] Bugfix in combineSTORE().
|
2018-05-25 09:01:23 +00:00 |
|
Thumb
|
…
|
|
|
Thumb2
|
[Thumb2] fix typo in test from r332548
|
2018-05-17 03:24:25 +00:00 |
|
WebAssembly
|
[WebAssembly] Fix fast-isel lowering illegal argument and return types.
|
2018-05-22 04:58:36 +00:00 |
|
WinCFGuard
|
…
|
|
|
WinEH
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
|
X86
|
[x86] invpcid LLVM intrinsic
|
2018-05-25 06:32:05 +00:00 |
|
XCore
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
307e782cbc