Simon Pilgrim 9274f17a5e [TargetLowering] Add DemandedElts mask to SimplifyDemandedBits (PR40000) ... This is an initial patch to add the necessary support for a DemandedElts argument to SimplifyDemandedBits, more closely matching computeKnownBits and to help improve vector codegen. I've added only a small amount of the changes necessary to get at least one test to update - a lot more can be done but I'd like to add these methodically with proper test coverage, at the same time the hope is to slowly move some/all of SimplifyDemandedVectorElts into SimplifyDemandedBits as well. Differential Revision: https://reviews.llvm.org/D55768 llvm-svn: 349374		2018-12-17 18:43:43 +00:00
..
Analysis	[CostModel][X86] Don't count 2 shuffles on the last level of a pairwise arithmetic or min/max reduction	2018-12-13 19:08:10 +00:00
Assembler	[IR] Don't assume all functions are 4 byte aligned	2018-12-07 08:34:59 +00:00
Bindings	[DebugInfo] IR/Bitcode changes for DISubprogram flags.	2018-11-28 21:14:32 +00:00
Bitcode	[ThinLTO] Compute synthetic function entry count	2018-12-13 19:54:27 +00:00
BugPoint	[bugpoint] Find 'opt', etc., in bugpoint directory	2018-12-10 00:56:13 +00:00
CodeGen	[TargetLowering] Add DemandedElts mask to SimplifyDemandedBits (PR40000)	2018-12-17 18:43:43 +00:00
DebugInfo	Revert "DebugInfo: Assume an absence of ranges or high_pc on a CU means the CU is empty (devoid of code addresses)"	2018-12-17 14:14:40 +00:00
Demangle	[MS Demangler] Fail gracefully on invalid pointer types.	2018-12-14 18:10:13 +00:00
Examples	…
ExecutionEngine	Implement IMAGE_REL_AMD64_SECREL for RuntimeDyldCOFFX86_64	2018-12-12 00:04:06 +00:00
Feature	Mark @llvm.trap cold	2018-11-14 19:53:41 +00:00
FileCheck	[FileCheck] introduce CHECK-COUNT-<num> repetition directive	2018-11-13 00:46:13 +00:00
Instrumentation	Revert "[hwasan] Android: Switch from TLS_SLOT_TSAN(8) to TLS_SLOT_SANITIZER(6)"	2018-12-13 23:47:50 +00:00
Integer	…
JitListener	…
LTO	LTO: Don't internalize available_externally globals.	2018-12-05 00:09:36 +00:00
Linker	Implement -frecord-command-line (-frecord-gcc-switches)	2018-12-14 15:38:15 +00:00
MC	[mips] Fix test typo in rL348914	2018-12-15 08:44:47 +00:00
Object	[WebAssembly] Check if the section order is correct	2018-12-15 00:58:12 +00:00
ObjectYAML	[WebAssembly] Check if the section order is correct	2018-12-15 00:58:12 +00:00
Other	[Unroll/UnrollAndJam/Vectorizer/Distribute] Add followup loop attributes.	2018-12-12 17:32:52 +00:00
SafepointIRVerifier	…
SymbolRewriter	…
TableGen	[TableGen] Preserve order of output operands in DAGISelMatcherGen	2018-12-05 00:47:59 +00:00
ThinLTO/X86	[ThinLTO] Fix test added in rL349076	2018-12-14 08:21:08 +00:00
Transforms	[InstSimplify] Simplify saturating add/sub + icmp	2018-12-17 17:45:18 +00:00
Unit	…
Verifier	Implement -frecord-command-line (-frecord-gcc-switches)	2018-12-14 15:38:15 +00:00
YAMLParser	…
tools	[MCA] Add support for BeginGroup/EndGroup.	2018-12-17 14:27:33 +00:00
.clang-format	…
CMakeLists.txt	…
TestRunner.sh	…
lit.cfg.py	[lit]Add llvm-readelf to tool substitutions	2018-12-12 10:34:01 +00:00
lit.site.cfg.py.in	…