.. |
AArch64
|
[GISel]: Add G_FEXP, G_FEXP2 opcodes
|
2017-06-27 22:19:32 +00:00 |
AMDGPU
|
[AMDGPU] Add 2 new alignbit patterns
|
2017-06-27 19:10:47 +00:00 |
ARM
|
[ARM] GlobalISel: Support G_SELECT for pointers
|
2017-06-27 10:29:50 +00:00 |
AVR
|
[AVR] Fix a big in shift operator lowering; Authored by Dr. Gergo Erdi
|
2017-05-31 06:27:46 +00:00 |
BPF
|
bpf: avoid load from read-only sections
|
2017-06-16 15:41:16 +00:00 |
Generic
|
[SystemZ] Fix trap issue and enable expensive checks.
|
2017-06-23 14:30:46 +00:00 |
Hexagon
|
Create a PHI value when merging with a known undef live-in
|
2017-06-27 21:30:46 +00:00 |
Inputs
|
…
|
|
Lanai
|
CodeGen: Rename DEBUG_TYPE to match passnames
|
2017-05-25 21:26:32 +00:00 |
MIR
|
llc: Add ability to parse mir from stdin
|
2017-06-06 20:06:57 +00:00 |
MSP430
|
[MSP430] Fix data layout string.
|
2017-06-23 21:11:45 +00:00 |
Mips
|
[mips][msa] Splat.d endianness check
|
2017-06-23 09:09:31 +00:00 |
NVPTX
|
Revert r302938 "Add LiveRangeShrink pass to shrink live range within BB."
|
2017-05-18 18:50:05 +00:00 |
Nios2
|
[Nios2] Target registration
|
2017-05-29 09:48:30 +00:00 |
PowerPC
|
[CGP] add specialization for memcmp expansion with only one basic block
|
2017-06-27 23:15:01 +00:00 |
SPARC
|
[Solaris] emit .init_array instead of .ctors on Solaris (Sparc/x86)
|
2017-06-21 20:36:32 +00:00 |
SystemZ
|
[SystemZ] Fix missing emergency spill slot corner case
|
2017-06-26 16:50:32 +00:00 |
Thumb
|
RegScavenging: Add scavengeRegisterBackwards()
|
2017-06-17 02:08:18 +00:00 |
Thumb2
|
Don't conditionalize Neon instructions, even in IT blocks.
|
2017-06-22 12:11:38 +00:00 |
WebAssembly
|
[WebAssembly] WebAssemblyFastISel getelementptr variable index support
|
2017-06-22 21:26:08 +00:00 |
WinEH
|
…
|
|
X86
|
[CGP] add specialization for memcmp expansion with only one basic block
|
2017-06-27 23:15:01 +00:00 |
XCore
|
AsmPrinter: mark the beginning and the end of a function in verbose mode
|
2017-05-23 21:22:16 +00:00 |