maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/mlir
History
Nicolas Vasilache 8fd2f56c99 [mlir][Linalg] Add 1-d depthwise conv with opdsl 
Differential Revision: https://reviews.llvm.org/D113686
 		2021-11-11 17:49:26 +00:00
..
cmake/modules Add MLIR_INSTALL_AGGREGATE_OBJECTS and default it to ON. 2021-10-19 16:14:04 -07:00
docs [mlir-tblgen] Support `either` in Tablegen DRR. 2021-11-08 23:16:03 +00:00
examples [mlir:DialectConversion] Restructure how argument/target materializations get invoked 2021-10-27 02:09:04 +00:00
include [mlir][Linalg] Add 1-d depthwise conv with opdsl 2021-11-11 17:49:26 +00:00
lib [mlir][Linalg] Make a LinalgStrategyDecomposePass available. 2021-11-11 17:47:27 +00:00
python [mlir][Linalg] Add 1-d depthwise conv with opdsl 2021-11-11 17:49:26 +00:00
test [mlir][Linalg] Add 1-d depthwise conv with opdsl 2021-11-11 17:49:26 +00:00
tools [mlir][X86Vector] Add specialized vector.transpose lowering patterns for AVX2 2021-11-11 07:33:31 +00:00
unittests [mlir] Refactor ElementsAttr's value access API 2021-11-09 00:15:08 +00:00
utils [mlir] gen_spirv_dialect.py: Some support for OCL ops generation 2021-10-27 14:54:47 +03:00
.clang-format
…
.clang-tidy NFC: .clang-tidy: Inherit configs from parents to improve maintainability 2021-06-08 08:25:59 -07:00
CMakeLists.txt [mlir] support interfaces in Python bindings 2021-10-25 12:50:42 +02:00
LICENSE.TXT
…
README.md
…

README.md

Multi-Level Intermediate Representation

See https://mlir.llvm.org/ for more information.