forked from OSchip/llvm-project
445 lines
15 KiB
LLVM
445 lines
15 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=thumbv6m-none-eabi | FileCheck %s --check-prefix=CHECK-T1
|
|
; RUN: llc < %s -mtriple=thumbv7m-none-eabi | FileCheck %s --check-prefix=CHECK-T2 --check-prefix=CHECK-T2NODSP
|
|
; RUN: llc < %s -mtriple=thumbv7em-none-eabi | FileCheck %s --check-prefix=CHECK-T2 --check-prefix=CHECK-T2DSP
|
|
; RUN: llc < %s -mtriple=armv5t-none-eabi | FileCheck %s --check-prefix=CHECK-ARM --check-prefix=CHECK-ARMNODPS
|
|
; RUN: llc < %s -mtriple=armv5te-none-eabi | FileCheck %s --check-prefix=CHECK-ARM --check-prefix=CHECK-ARMBASEDSP
|
|
; RUN: llc < %s -mtriple=armv6-none-eabi | FileCheck %s --check-prefix=CHECK-ARM --check-prefix=CHECK-ARMDSP
|
|
|
|
declare i4 @llvm.ssub.sat.i4(i4, i4)
|
|
declare i8 @llvm.ssub.sat.i8(i8, i8)
|
|
declare i16 @llvm.ssub.sat.i16(i16, i16)
|
|
declare i32 @llvm.ssub.sat.i32(i32, i32)
|
|
declare i64 @llvm.ssub.sat.i64(i64, i64)
|
|
declare <4 x i32> @llvm.ssub.sat.v4i32(<4 x i32>, <4 x i32>)
|
|
|
|
define i32 @func(i32 %x, i32 %y) nounwind {
|
|
; CHECK-T1-LABEL: func:
|
|
; CHECK-T1: @ %bb.0:
|
|
; CHECK-T1-NEXT: subs r0, r0, r1
|
|
; CHECK-T1-NEXT: bvc .LBB0_2
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
|
; CHECK-T1-NEXT: asrs r1, r0, #31
|
|
; CHECK-T1-NEXT: movs r0, #1
|
|
; CHECK-T1-NEXT: lsls r0, r0, #31
|
|
; CHECK-T1-NEXT: eors r0, r1
|
|
; CHECK-T1-NEXT: .LBB0_2:
|
|
; CHECK-T1-NEXT: bx lr
|
|
;
|
|
; CHECK-T2NODSP-LABEL: func:
|
|
; CHECK-T2NODSP: @ %bb.0:
|
|
; CHECK-T2NODSP-NEXT: subs r0, r0, r1
|
|
; CHECK-T2NODSP-NEXT: mov.w r1, #-2147483648
|
|
; CHECK-T2NODSP-NEXT: it vs
|
|
; CHECK-T2NODSP-NEXT: eorvs.w r0, r1, r0, asr #31
|
|
; CHECK-T2NODSP-NEXT: bx lr
|
|
;
|
|
; CHECK-T2DSP-LABEL: func:
|
|
; CHECK-T2DSP: @ %bb.0:
|
|
; CHECK-T2DSP-NEXT: qsub r0, r0, r1
|
|
; CHECK-T2DSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMNODPS-LABEL: func:
|
|
; CHECK-ARMNODPS: @ %bb.0:
|
|
; CHECK-ARMNODPS-NEXT: subs r0, r0, r1
|
|
; CHECK-ARMNODPS-NEXT: mov r1, #-2147483648
|
|
; CHECK-ARMNODPS-NEXT: eorvs r0, r1, r0, asr #31
|
|
; CHECK-ARMNODPS-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMBASEDSP-LABEL: func:
|
|
; CHECK-ARMBASEDSP: @ %bb.0:
|
|
; CHECK-ARMBASEDSP-NEXT: qsub r0, r0, r1
|
|
; CHECK-ARMBASEDSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMDSP-LABEL: func:
|
|
; CHECK-ARMDSP: @ %bb.0:
|
|
; CHECK-ARMDSP-NEXT: qsub r0, r0, r1
|
|
; CHECK-ARMDSP-NEXT: bx lr
|
|
%tmp = call i32 @llvm.ssub.sat.i32(i32 %x, i32 %y)
|
|
ret i32 %tmp
|
|
}
|
|
|
|
define i64 @func2(i64 %x, i64 %y) nounwind {
|
|
; CHECK-T1-LABEL: func2:
|
|
; CHECK-T1: @ %bb.0:
|
|
; CHECK-T1-NEXT: .save {r4, r5, r7, lr}
|
|
; CHECK-T1-NEXT: push {r4, r5, r7, lr}
|
|
; CHECK-T1-NEXT: mov r4, r1
|
|
; CHECK-T1-NEXT: eors r1, r3
|
|
; CHECK-T1-NEXT: subs r5, r0, r2
|
|
; CHECK-T1-NEXT: mov r2, r4
|
|
; CHECK-T1-NEXT: sbcs r2, r3
|
|
; CHECK-T1-NEXT: eors r4, r2
|
|
; CHECK-T1-NEXT: ands r4, r1
|
|
; CHECK-T1-NEXT: asrs r1, r2, #31
|
|
; CHECK-T1-NEXT: cmp r4, #0
|
|
; CHECK-T1-NEXT: mov r0, r1
|
|
; CHECK-T1-NEXT: bmi .LBB1_2
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
|
; CHECK-T1-NEXT: mov r0, r5
|
|
; CHECK-T1-NEXT: .LBB1_2:
|
|
; CHECK-T1-NEXT: cmp r4, #0
|
|
; CHECK-T1-NEXT: bmi .LBB1_4
|
|
; CHECK-T1-NEXT: @ %bb.3:
|
|
; CHECK-T1-NEXT: mov r1, r2
|
|
; CHECK-T1-NEXT: pop {r4, r5, r7, pc}
|
|
; CHECK-T1-NEXT: .LBB1_4:
|
|
; CHECK-T1-NEXT: movs r2, #1
|
|
; CHECK-T1-NEXT: lsls r2, r2, #31
|
|
; CHECK-T1-NEXT: eors r1, r2
|
|
; CHECK-T1-NEXT: pop {r4, r5, r7, pc}
|
|
;
|
|
; CHECK-T2-LABEL: func2:
|
|
; CHECK-T2: @ %bb.0:
|
|
; CHECK-T2-NEXT: subs r0, r0, r2
|
|
; CHECK-T2-NEXT: eor.w r12, r1, r3
|
|
; CHECK-T2-NEXT: sbc.w r2, r1, r3
|
|
; CHECK-T2-NEXT: eors r1, r2
|
|
; CHECK-T2-NEXT: ands.w r1, r1, r12
|
|
; CHECK-T2-NEXT: it mi
|
|
; CHECK-T2-NEXT: asrmi r0, r2, #31
|
|
; CHECK-T2-NEXT: mov.w r1, #-2147483648
|
|
; CHECK-T2-NEXT: it mi
|
|
; CHECK-T2-NEXT: eormi.w r2, r1, r2, asr #31
|
|
; CHECK-T2-NEXT: mov r1, r2
|
|
; CHECK-T2-NEXT: bx lr
|
|
;
|
|
; CHECK-ARM-LABEL: func2:
|
|
; CHECK-ARM: @ %bb.0:
|
|
; CHECK-ARM-NEXT: subs r0, r0, r2
|
|
; CHECK-ARM-NEXT: eor r12, r1, r3
|
|
; CHECK-ARM-NEXT: sbc r2, r1, r3
|
|
; CHECK-ARM-NEXT: eor r1, r1, r2
|
|
; CHECK-ARM-NEXT: ands r1, r12, r1
|
|
; CHECK-ARM-NEXT: asrmi r0, r2, #31
|
|
; CHECK-ARM-NEXT: mov r1, #-2147483648
|
|
; CHECK-ARM-NEXT: eormi r2, r1, r2, asr #31
|
|
; CHECK-ARM-NEXT: mov r1, r2
|
|
; CHECK-ARM-NEXT: bx lr
|
|
%tmp = call i64 @llvm.ssub.sat.i64(i64 %x, i64 %y)
|
|
ret i64 %tmp
|
|
}
|
|
|
|
define signext i16 @func16(i16 signext %x, i16 signext %y) nounwind {
|
|
; CHECK-T1-LABEL: func16:
|
|
; CHECK-T1: @ %bb.0:
|
|
; CHECK-T1-NEXT: subs r0, r0, r1
|
|
; CHECK-T1-NEXT: ldr r1, .LCPI2_0
|
|
; CHECK-T1-NEXT: cmp r0, r1
|
|
; CHECK-T1-NEXT: blt .LBB2_2
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
|
; CHECK-T1-NEXT: mov r0, r1
|
|
; CHECK-T1-NEXT: .LBB2_2:
|
|
; CHECK-T1-NEXT: ldr r1, .LCPI2_1
|
|
; CHECK-T1-NEXT: cmp r0, r1
|
|
; CHECK-T1-NEXT: bgt .LBB2_4
|
|
; CHECK-T1-NEXT: @ %bb.3:
|
|
; CHECK-T1-NEXT: mov r0, r1
|
|
; CHECK-T1-NEXT: .LBB2_4:
|
|
; CHECK-T1-NEXT: bx lr
|
|
; CHECK-T1-NEXT: .p2align 2
|
|
; CHECK-T1-NEXT: @ %bb.5:
|
|
; CHECK-T1-NEXT: .LCPI2_0:
|
|
; CHECK-T1-NEXT: .long 32767 @ 0x7fff
|
|
; CHECK-T1-NEXT: .LCPI2_1:
|
|
; CHECK-T1-NEXT: .long 4294934528 @ 0xffff8000
|
|
;
|
|
; CHECK-T2NODSP-LABEL: func16:
|
|
; CHECK-T2NODSP: @ %bb.0:
|
|
; CHECK-T2NODSP-NEXT: subs r0, r0, r1
|
|
; CHECK-T2NODSP-NEXT: movw r1, #32767
|
|
; CHECK-T2NODSP-NEXT: cmp r0, r1
|
|
; CHECK-T2NODSP-NEXT: it lt
|
|
; CHECK-T2NODSP-NEXT: movlt r1, r0
|
|
; CHECK-T2NODSP-NEXT: movw r0, #32768
|
|
; CHECK-T2NODSP-NEXT: cmn.w r1, #32768
|
|
; CHECK-T2NODSP-NEXT: movt r0, #65535
|
|
; CHECK-T2NODSP-NEXT: it gt
|
|
; CHECK-T2NODSP-NEXT: movgt r0, r1
|
|
; CHECK-T2NODSP-NEXT: bx lr
|
|
;
|
|
; CHECK-T2DSP-LABEL: func16:
|
|
; CHECK-T2DSP: @ %bb.0:
|
|
; CHECK-T2DSP-NEXT: qsub16 r0, r0, r1
|
|
; CHECK-T2DSP-NEXT: sxth r0, r0
|
|
; CHECK-T2DSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMNODPS-LABEL: func16:
|
|
; CHECK-ARMNODPS: @ %bb.0:
|
|
; CHECK-ARMNODPS-NEXT: sub r0, r0, r1
|
|
; CHECK-ARMNODPS-NEXT: mov r1, #255
|
|
; CHECK-ARMNODPS-NEXT: orr r1, r1, #32512
|
|
; CHECK-ARMNODPS-NEXT: cmp r0, r1
|
|
; CHECK-ARMNODPS-NEXT: movlt r1, r0
|
|
; CHECK-ARMNODPS-NEXT: ldr r0, .LCPI2_0
|
|
; CHECK-ARMNODPS-NEXT: cmn r1, #32768
|
|
; CHECK-ARMNODPS-NEXT: movgt r0, r1
|
|
; CHECK-ARMNODPS-NEXT: bx lr
|
|
; CHECK-ARMNODPS-NEXT: .p2align 2
|
|
; CHECK-ARMNODPS-NEXT: @ %bb.1:
|
|
; CHECK-ARMNODPS-NEXT: .LCPI2_0:
|
|
; CHECK-ARMNODPS-NEXT: .long 4294934528 @ 0xffff8000
|
|
;
|
|
; CHECK-ARMBASEDSP-LABEL: func16:
|
|
; CHECK-ARMBASEDSP: @ %bb.0:
|
|
; CHECK-ARMBASEDSP-NEXT: lsl r0, r0, #16
|
|
; CHECK-ARMBASEDSP-NEXT: lsl r1, r1, #16
|
|
; CHECK-ARMBASEDSP-NEXT: qsub r0, r0, r1
|
|
; CHECK-ARMBASEDSP-NEXT: asr r0, r0, #16
|
|
; CHECK-ARMBASEDSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMDSP-LABEL: func16:
|
|
; CHECK-ARMDSP: @ %bb.0:
|
|
; CHECK-ARMDSP-NEXT: qsub16 r0, r0, r1
|
|
; CHECK-ARMDSP-NEXT: sxth r0, r0
|
|
; CHECK-ARMDSP-NEXT: bx lr
|
|
%tmp = call i16 @llvm.ssub.sat.i16(i16 %x, i16 %y)
|
|
ret i16 %tmp
|
|
}
|
|
|
|
define signext i8 @func8(i8 signext %x, i8 signext %y) nounwind {
|
|
; CHECK-T1-LABEL: func8:
|
|
; CHECK-T1: @ %bb.0:
|
|
; CHECK-T1-NEXT: subs r0, r0, r1
|
|
; CHECK-T1-NEXT: movs r1, #127
|
|
; CHECK-T1-NEXT: cmp r0, #127
|
|
; CHECK-T1-NEXT: blt .LBB3_2
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
|
; CHECK-T1-NEXT: mov r0, r1
|
|
; CHECK-T1-NEXT: .LBB3_2:
|
|
; CHECK-T1-NEXT: mvns r1, r1
|
|
; CHECK-T1-NEXT: cmp r0, r1
|
|
; CHECK-T1-NEXT: bgt .LBB3_4
|
|
; CHECK-T1-NEXT: @ %bb.3:
|
|
; CHECK-T1-NEXT: mov r0, r1
|
|
; CHECK-T1-NEXT: .LBB3_4:
|
|
; CHECK-T1-NEXT: bx lr
|
|
;
|
|
; CHECK-T2NODSP-LABEL: func8:
|
|
; CHECK-T2NODSP: @ %bb.0:
|
|
; CHECK-T2NODSP-NEXT: subs r0, r0, r1
|
|
; CHECK-T2NODSP-NEXT: cmp r0, #127
|
|
; CHECK-T2NODSP-NEXT: it ge
|
|
; CHECK-T2NODSP-NEXT: movge r0, #127
|
|
; CHECK-T2NODSP-NEXT: cmn.w r0, #128
|
|
; CHECK-T2NODSP-NEXT: it le
|
|
; CHECK-T2NODSP-NEXT: mvnle r0, #127
|
|
; CHECK-T2NODSP-NEXT: bx lr
|
|
;
|
|
; CHECK-T2DSP-LABEL: func8:
|
|
; CHECK-T2DSP: @ %bb.0:
|
|
; CHECK-T2DSP-NEXT: qsub8 r0, r0, r1
|
|
; CHECK-T2DSP-NEXT: sxtb r0, r0
|
|
; CHECK-T2DSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMNODPS-LABEL: func8:
|
|
; CHECK-ARMNODPS: @ %bb.0:
|
|
; CHECK-ARMNODPS-NEXT: sub r0, r0, r1
|
|
; CHECK-ARMNODPS-NEXT: cmp r0, #127
|
|
; CHECK-ARMNODPS-NEXT: movge r0, #127
|
|
; CHECK-ARMNODPS-NEXT: cmn r0, #128
|
|
; CHECK-ARMNODPS-NEXT: mvnle r0, #127
|
|
; CHECK-ARMNODPS-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMBASEDSP-LABEL: func8:
|
|
; CHECK-ARMBASEDSP: @ %bb.0:
|
|
; CHECK-ARMBASEDSP-NEXT: lsl r0, r0, #24
|
|
; CHECK-ARMBASEDSP-NEXT: lsl r1, r1, #24
|
|
; CHECK-ARMBASEDSP-NEXT: qsub r0, r0, r1
|
|
; CHECK-ARMBASEDSP-NEXT: asr r0, r0, #24
|
|
; CHECK-ARMBASEDSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMDSP-LABEL: func8:
|
|
; CHECK-ARMDSP: @ %bb.0:
|
|
; CHECK-ARMDSP-NEXT: qsub8 r0, r0, r1
|
|
; CHECK-ARMDSP-NEXT: sxtb r0, r0
|
|
; CHECK-ARMDSP-NEXT: bx lr
|
|
%tmp = call i8 @llvm.ssub.sat.i8(i8 %x, i8 %y)
|
|
ret i8 %tmp
|
|
}
|
|
|
|
define signext i4 @func3(i4 signext %x, i4 signext %y) nounwind {
|
|
; CHECK-T1-LABEL: func3:
|
|
; CHECK-T1: @ %bb.0:
|
|
; CHECK-T1-NEXT: subs r0, r0, r1
|
|
; CHECK-T1-NEXT: movs r1, #7
|
|
; CHECK-T1-NEXT: cmp r0, #7
|
|
; CHECK-T1-NEXT: blt .LBB4_2
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
|
; CHECK-T1-NEXT: mov r0, r1
|
|
; CHECK-T1-NEXT: .LBB4_2:
|
|
; CHECK-T1-NEXT: mvns r1, r1
|
|
; CHECK-T1-NEXT: cmp r0, r1
|
|
; CHECK-T1-NEXT: bgt .LBB4_4
|
|
; CHECK-T1-NEXT: @ %bb.3:
|
|
; CHECK-T1-NEXT: mov r0, r1
|
|
; CHECK-T1-NEXT: .LBB4_4:
|
|
; CHECK-T1-NEXT: bx lr
|
|
;
|
|
; CHECK-T2NODSP-LABEL: func3:
|
|
; CHECK-T2NODSP: @ %bb.0:
|
|
; CHECK-T2NODSP-NEXT: subs r0, r0, r1
|
|
; CHECK-T2NODSP-NEXT: cmp r0, #7
|
|
; CHECK-T2NODSP-NEXT: it ge
|
|
; CHECK-T2NODSP-NEXT: movge r0, #7
|
|
; CHECK-T2NODSP-NEXT: cmn.w r0, #8
|
|
; CHECK-T2NODSP-NEXT: it le
|
|
; CHECK-T2NODSP-NEXT: mvnle r0, #7
|
|
; CHECK-T2NODSP-NEXT: bx lr
|
|
;
|
|
; CHECK-T2DSP-LABEL: func3:
|
|
; CHECK-T2DSP: @ %bb.0:
|
|
; CHECK-T2DSP-NEXT: lsls r1, r1, #28
|
|
; CHECK-T2DSP-NEXT: lsls r0, r0, #28
|
|
; CHECK-T2DSP-NEXT: qsub r0, r0, r1
|
|
; CHECK-T2DSP-NEXT: asrs r0, r0, #28
|
|
; CHECK-T2DSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMNODPS-LABEL: func3:
|
|
; CHECK-ARMNODPS: @ %bb.0:
|
|
; CHECK-ARMNODPS-NEXT: sub r0, r0, r1
|
|
; CHECK-ARMNODPS-NEXT: cmp r0, #7
|
|
; CHECK-ARMNODPS-NEXT: movge r0, #7
|
|
; CHECK-ARMNODPS-NEXT: cmn r0, #8
|
|
; CHECK-ARMNODPS-NEXT: mvnle r0, #7
|
|
; CHECK-ARMNODPS-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMBASEDSP-LABEL: func3:
|
|
; CHECK-ARMBASEDSP: @ %bb.0:
|
|
; CHECK-ARMBASEDSP-NEXT: lsl r0, r0, #28
|
|
; CHECK-ARMBASEDSP-NEXT: lsl r1, r1, #28
|
|
; CHECK-ARMBASEDSP-NEXT: qsub r0, r0, r1
|
|
; CHECK-ARMBASEDSP-NEXT: asr r0, r0, #28
|
|
; CHECK-ARMBASEDSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMDSP-LABEL: func3:
|
|
; CHECK-ARMDSP: @ %bb.0:
|
|
; CHECK-ARMDSP-NEXT: lsl r0, r0, #28
|
|
; CHECK-ARMDSP-NEXT: lsl r1, r1, #28
|
|
; CHECK-ARMDSP-NEXT: qsub r0, r0, r1
|
|
; CHECK-ARMDSP-NEXT: asr r0, r0, #28
|
|
; CHECK-ARMDSP-NEXT: bx lr
|
|
%tmp = call i4 @llvm.ssub.sat.i4(i4 %x, i4 %y)
|
|
ret i4 %tmp
|
|
}
|
|
|
|
define <4 x i32> @vec(<4 x i32> %x, <4 x i32> %y) nounwind {
|
|
; CHECK-T1-LABEL: vec:
|
|
; CHECK-T1: @ %bb.0:
|
|
; CHECK-T1-NEXT: .save {r4, r5, r6, lr}
|
|
; CHECK-T1-NEXT: push {r4, r5, r6, lr}
|
|
; CHECK-T1-NEXT: mov r4, r0
|
|
; CHECK-T1-NEXT: ldr r6, [sp, #16]
|
|
; CHECK-T1-NEXT: subs r0, r0, r6
|
|
; CHECK-T1-NEXT: movs r5, #1
|
|
; CHECK-T1-NEXT: lsls r5, r5, #31
|
|
; CHECK-T1-NEXT: cmp r4, r6
|
|
; CHECK-T1-NEXT: bvc .LBB5_2
|
|
; CHECK-T1-NEXT: @ %bb.1:
|
|
; CHECK-T1-NEXT: asrs r0, r0, #31
|
|
; CHECK-T1-NEXT: eors r0, r5
|
|
; CHECK-T1-NEXT: .LBB5_2:
|
|
; CHECK-T1-NEXT: ldr r4, [sp, #20]
|
|
; CHECK-T1-NEXT: subs r1, r1, r4
|
|
; CHECK-T1-NEXT: bvc .LBB5_4
|
|
; CHECK-T1-NEXT: @ %bb.3:
|
|
; CHECK-T1-NEXT: asrs r1, r1, #31
|
|
; CHECK-T1-NEXT: eors r1, r5
|
|
; CHECK-T1-NEXT: .LBB5_4:
|
|
; CHECK-T1-NEXT: ldr r4, [sp, #24]
|
|
; CHECK-T1-NEXT: subs r2, r2, r4
|
|
; CHECK-T1-NEXT: bvc .LBB5_6
|
|
; CHECK-T1-NEXT: @ %bb.5:
|
|
; CHECK-T1-NEXT: asrs r2, r2, #31
|
|
; CHECK-T1-NEXT: eors r2, r5
|
|
; CHECK-T1-NEXT: .LBB5_6:
|
|
; CHECK-T1-NEXT: ldr r4, [sp, #28]
|
|
; CHECK-T1-NEXT: subs r3, r3, r4
|
|
; CHECK-T1-NEXT: bvc .LBB5_8
|
|
; CHECK-T1-NEXT: @ %bb.7:
|
|
; CHECK-T1-NEXT: asrs r3, r3, #31
|
|
; CHECK-T1-NEXT: eors r3, r5
|
|
; CHECK-T1-NEXT: .LBB5_8:
|
|
; CHECK-T1-NEXT: pop {r4, r5, r6, pc}
|
|
;
|
|
; CHECK-T2NODSP-LABEL: vec:
|
|
; CHECK-T2NODSP: @ %bb.0:
|
|
; CHECK-T2NODSP-NEXT: .save {r7, lr}
|
|
; CHECK-T2NODSP-NEXT: push {r7, lr}
|
|
; CHECK-T2NODSP-NEXT: ldr.w r12, [sp, #8]
|
|
; CHECK-T2NODSP-NEXT: ldr.w lr, [sp, #12]
|
|
; CHECK-T2NODSP-NEXT: subs.w r0, r0, r12
|
|
; CHECK-T2NODSP-NEXT: mov.w r12, #-2147483648
|
|
; CHECK-T2NODSP-NEXT: it vs
|
|
; CHECK-T2NODSP-NEXT: eorvs.w r0, r12, r0, asr #31
|
|
; CHECK-T2NODSP-NEXT: subs.w r1, r1, lr
|
|
; CHECK-T2NODSP-NEXT: ldr.w lr, [sp, #16]
|
|
; CHECK-T2NODSP-NEXT: it vs
|
|
; CHECK-T2NODSP-NEXT: eorvs.w r1, r12, r1, asr #31
|
|
; CHECK-T2NODSP-NEXT: subs.w r2, r2, lr
|
|
; CHECK-T2NODSP-NEXT: ldr.w lr, [sp, #20]
|
|
; CHECK-T2NODSP-NEXT: it vs
|
|
; CHECK-T2NODSP-NEXT: eorvs.w r2, r12, r2, asr #31
|
|
; CHECK-T2NODSP-NEXT: subs.w r3, r3, lr
|
|
; CHECK-T2NODSP-NEXT: it vs
|
|
; CHECK-T2NODSP-NEXT: eorvs.w r3, r12, r3, asr #31
|
|
; CHECK-T2NODSP-NEXT: pop {r7, pc}
|
|
;
|
|
; CHECK-T2DSP-LABEL: vec:
|
|
; CHECK-T2DSP: @ %bb.0:
|
|
; CHECK-T2DSP-NEXT: ldr.w r12, [sp]
|
|
; CHECK-T2DSP-NEXT: qsub r0, r0, r12
|
|
; CHECK-T2DSP-NEXT: ldr.w r12, [sp, #4]
|
|
; CHECK-T2DSP-NEXT: qsub r1, r1, r12
|
|
; CHECK-T2DSP-NEXT: ldr.w r12, [sp, #8]
|
|
; CHECK-T2DSP-NEXT: qsub r2, r2, r12
|
|
; CHECK-T2DSP-NEXT: ldr.w r12, [sp, #12]
|
|
; CHECK-T2DSP-NEXT: qsub r3, r3, r12
|
|
; CHECK-T2DSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMNODPS-LABEL: vec:
|
|
; CHECK-ARMNODPS: @ %bb.0:
|
|
; CHECK-ARMNODPS-NEXT: .save {r11, lr}
|
|
; CHECK-ARMNODPS-NEXT: push {r11, lr}
|
|
; CHECK-ARMNODPS-NEXT: ldr r12, [sp, #8]
|
|
; CHECK-ARMNODPS-NEXT: ldr lr, [sp, #12]
|
|
; CHECK-ARMNODPS-NEXT: subs r0, r0, r12
|
|
; CHECK-ARMNODPS-NEXT: mov r12, #-2147483648
|
|
; CHECK-ARMNODPS-NEXT: eorvs r0, r12, r0, asr #31
|
|
; CHECK-ARMNODPS-NEXT: subs r1, r1, lr
|
|
; CHECK-ARMNODPS-NEXT: ldr lr, [sp, #16]
|
|
; CHECK-ARMNODPS-NEXT: eorvs r1, r12, r1, asr #31
|
|
; CHECK-ARMNODPS-NEXT: subs r2, r2, lr
|
|
; CHECK-ARMNODPS-NEXT: ldr lr, [sp, #20]
|
|
; CHECK-ARMNODPS-NEXT: eorvs r2, r12, r2, asr #31
|
|
; CHECK-ARMNODPS-NEXT: subs r3, r3, lr
|
|
; CHECK-ARMNODPS-NEXT: eorvs r3, r12, r3, asr #31
|
|
; CHECK-ARMNODPS-NEXT: pop {r11, pc}
|
|
;
|
|
; CHECK-ARMBASEDSP-LABEL: vec:
|
|
; CHECK-ARMBASEDSP: @ %bb.0:
|
|
; CHECK-ARMBASEDSP-NEXT: ldr r12, [sp]
|
|
; CHECK-ARMBASEDSP-NEXT: qsub r0, r0, r12
|
|
; CHECK-ARMBASEDSP-NEXT: ldr r12, [sp, #4]
|
|
; CHECK-ARMBASEDSP-NEXT: qsub r1, r1, r12
|
|
; CHECK-ARMBASEDSP-NEXT: ldr r12, [sp, #8]
|
|
; CHECK-ARMBASEDSP-NEXT: qsub r2, r2, r12
|
|
; CHECK-ARMBASEDSP-NEXT: ldr r12, [sp, #12]
|
|
; CHECK-ARMBASEDSP-NEXT: qsub r3, r3, r12
|
|
; CHECK-ARMBASEDSP-NEXT: bx lr
|
|
;
|
|
; CHECK-ARMDSP-LABEL: vec:
|
|
; CHECK-ARMDSP: @ %bb.0:
|
|
; CHECK-ARMDSP-NEXT: ldr r12, [sp]
|
|
; CHECK-ARMDSP-NEXT: qsub r0, r0, r12
|
|
; CHECK-ARMDSP-NEXT: ldr r12, [sp, #4]
|
|
; CHECK-ARMDSP-NEXT: qsub r1, r1, r12
|
|
; CHECK-ARMDSP-NEXT: ldr r12, [sp, #8]
|
|
; CHECK-ARMDSP-NEXT: qsub r2, r2, r12
|
|
; CHECK-ARMDSP-NEXT: ldr r12, [sp, #12]
|
|
; CHECK-ARMDSP-NEXT: qsub r3, r3, r12
|
|
; CHECK-ARMDSP-NEXT: bx lr
|
|
%tmp = call <4 x i32> @llvm.ssub.sat.v4i32(<4 x i32> %x, <4 x i32> %y)
|
|
ret <4 x i32> %tmp
|
|
}
|