maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC
History
Craig Topper 8fa3e8fa14 [X86] Force VIA PadLock crypto instructions to emit a 0xF3 prefix when they encode to match what GNU as does. 
The spec for these says they need 0xf3 but also mentions REP
before the mnemonic. But I don't think its fair to users to make
them write REP first. And gas doesn't make them. objdump seems to
disassemble with or without the prefix and just prints any 0xf3
as REP.
 		2020-06-11 12:59:21 -07:00
..
AArch64 [llvm][ELF][AArch64] Handle R_AARCH64_PLT32 relocation 2020-06-10 11:34:16 -07:00
AMDGPU [AMDGPU][MC][GFX908] Corrected src0 of v_accvgpr_write to accept only VGPRs and inline constants. 2020-05-28 15:10:55 +03:00
ARM [DebugInfo] Report the format of location and range lists [9/10] 2020-06-02 17:55:31 +07:00
AVR [AVR] Implement disassembly support for I/O instructions 2020-06-10 20:55:47 +02:00
AsmParser Add AIX to the test macro-same-context XFAIL list 2020-05-25 10:19:45 -04:00
BPF [test] llvm/test/: change llvm-objdump single-dash long options to double-dash options 2020-03-15 17:46:23 -07:00
COFF [MC][COFF][ELF] Reject instructions in IMAGE_SCN_CNT_UNINITIALIZED_DATA/SHT_NOBITS sections 2020-04-15 21:02:47 -07:00
Disassembler [AMDGPU][MC] Corrected v_writelane_b32 to fix a decoding bug 2020-05-28 14:43:49 +03:00
ELF [MC][X86] Allow SHT_PROGBITS for .eh_frame on x86-64 2020-04-16 10:42:52 -07:00
Hexagon [Hexagon] pX.new cannot be used with p3:0 as producer 2020-05-19 17:06:34 -05:00
Lanai [lit] Delete empty lines at the end of lit.local.cfg NFC 2019-06-17 09:51:07 +00:00
MSP430 [test] llvm/test/: change llvm-objdump single-dash long options to double-dash options 2020-03-15 17:46:23 -07:00
MachO [DebugInfo] Report the format of address range tables [5/10] 2020-06-02 17:55:30 +07:00
Mips [DebugInfo] Report the format of call frame information entries [6/10] 2020-06-02 17:55:30 +07:00
PowerPC [PowerPC] Fix incorrect PC Relative relocations for Big Endian 2020-06-08 20:29:43 -05:00
RISCV Revert "[llvm][test] Add COM: directives before colon-less non-CHECKs in comments. NFC" 2020-05-22 05:36:15 -06:00
Sparc [Object] Change ELFObjectFile<ELFT>::getFileFormatName() to use BFD names 2020-03-16 07:42:04 -07:00
SystemZ [SystemZ] Allow specifying plain register numbers in AsmParser 2020-04-29 20:42:30 +02:00
VE [VE] Support convert instructions in MC layer 2020-06-10 12:22:33 +02:00
WebAssembly [WebAssembly] Implement prototype SIMD rounding instructions 2020-06-09 10:14:14 -07:00
X86 [X86] Force VIA PadLock crypto instructions to emit a 0xF3 prefix when they encode to match what GNU as does. 2020-06-11 12:59:21 -07:00