llvm-project/llvm/test/CodeGen/X86
Sanjay Patel ebe6b43aec [x86] add restriction for lowering to vpermps
This transform was added with rL351346, and we had
an escape for shufps, but we also want one for
unpckps vs. vpermps because vpermps doesn't take
an immediate shuffle index operand.

llvm-svn: 352333
2019-01-27 21:53:33 +00:00
..
GC
GlobalISel [GISel]: Change how CSE is enabled by default for each pass 2019-01-24 23:11:25 +00:00
avx512-shuffles [x86] lower shuffle of extracts to AVX2 vperm instructions 2019-01-16 14:15:18 +00:00
3addr-16bit.ll
3addr-or.ll
3dnow-intrinsics.ll [X86] Add custom type legalization for v2i32/v4i16/v8i8->mmx bitcasts to avoid a store/load to/from the stack. 2018-12-02 05:46:50 +00:00
3dnow-schedule.ll
4char-promote.ll [X86] Autogenerate complete checks. NFC 2018-11-06 00:31:27 +00:00
2003-08-03-CallArgLiveRanges.ll
2003-08-23-DeadBlockTest.ll
2003-11-03-GlobalBool.ll
2004-02-13-FrameReturnAddress.ll
2004-02-14-InefficientStackPointer.ll
2004-02-22-Casts.ll
2004-03-30-Select-Max.ll
2004-04-13-FPCMOV-Crash.ll
2004-06-10-StackifierCrash.ll
2004-10-08-SelectSetCCFold.ll
2005-01-17-CycleInDAG.ll
2005-02-14-IllegalAssembler.ll
2005-05-08-FPStackifierPHI.ll
2006-01-19-ISelFoldingBug.ll
2006-03-01-InstrSchedBug.ll
2006-03-02-InstrSchedBug.ll
2006-04-04-CrossBlockCrash.ll
2006-04-27-ISelFoldingBug.ll
2006-05-01-SchedCausingSpills.ll
2006-05-02-InstrSched1.ll
2006-05-02-InstrSched2.ll
2006-05-08-CoalesceSubRegClass.ll
2006-05-08-InstrSched.ll
2006-05-11-InstrSched.ll
2006-05-17-VectorArg.ll
2006-05-22-FPSetEQ.ll
2006-05-25-CycleInDAG.ll
2006-07-10-InlineAsmAConstraint.ll
2006-07-12-InlineAsmQConstraint.ll
2006-07-20-InlineAsm.ll
2006-07-28-AsmPrint-Long-As-Pointer.ll
2006-07-31-SingleRegClass.ll
2006-08-07-CycleInDAG.ll
2006-08-16-CycleInDAG.ll
2006-08-21-ExtraMovInst.ll
2006-09-01-CycleInDAG.ll
2006-10-02-BoolRetCrash.ll
2006-10-09-CycleInDAG.ll
2006-10-10-FindModifiedNodeSlotBug.ll
2006-10-12-CycleInDAG.ll
2006-10-13-CycleInDAG.ll
2006-10-19-SwitchUnnecessaryBranching.ll
2006-11-12-CSRetCC.ll
2006-11-17-IllegalMove.ll [X86] Make requested test changes from D50636 2018-08-25 14:16:03 +00:00
2006-11-27-SelectLegalize.ll
2006-12-16-InlineAsmCrash.ll
2006-12-19-IntelSyntax.ll
2007-01-08-InstrSched.ll
2007-01-08-X86-64-Pointer.ll
2007-01-13-StackPtrIndex.ll
2007-01-29-InlineAsm-ir.ll
2007-02-04-OrAddrMode.ll
2007-02-16-BranchFold.ll
2007-02-19-LiveIntervalAssert.ll
2007-02-23-DAGCombine-Miscompile.ll
2007-02-25-FastCCStack.ll
2007-03-01-SpillerCrash.ll
2007-03-15-GEP-Idx-Sink.ll
2007-03-16-InlineAsm.ll
2007-03-18-LiveIntervalAssert.ll
2007-03-24-InlineAsmMultiRegConstraint.ll
2007-03-24-InlineAsmPModifier.ll
2007-03-24-InlineAsmVectorOp.ll
2007-03-24-InlineAsmXConstraint.ll
2007-03-26-CoalescerBug.ll
2007-04-08-InlineAsmCrash.ll
2007-04-11-InlineAsmVectorResult.ll
2007-04-17-LiveIntervalAssert.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2007-04-24-Huge-Stack.ll
2007-04-24-VectorCrash.ll
2007-04-27-InlineAsm-IntMemInput.ll
2007-05-05-Personality.ll
2007-05-05-VecCastExpand.ll
2007-05-14-LiveIntervalAssert.ll
2007-05-15-maskmovq.ll
2007-05-17-ShuffleISelBug.ll
2007-06-04-X86-64-CtorAsmBugs.ll
2007-06-28-X86-64-isel.ll
2007-06-29-DAGCombinerBug.ll
2007-06-29-VecFPConstantCSEBug.ll
2007-07-03-GR64ToVR64.ll
2007-07-10-StackerAssert.ll
2007-07-18-Vector-Extract.ll
2007-08-01-LiveVariablesBug.ll
2007-08-09-IllegalX86-64Asm.ll
2007-08-10-SignExtSubreg.ll
2007-09-05-InvalidAsm.ll
2007-09-06-ExtWeakAliasee.ll
2007-09-27-LDIntrinsics.ll
2007-10-04-AvoidEFLAGSCopy.ll
2007-10-12-CoalesceExtSubReg.ll
2007-10-12-SpillerUnfold1.ll
2007-10-12-SpillerUnfold2.ll
2007-10-14-CoalescerCrash.ll
2007-10-15-CoalescerCrash.ll
2007-10-16-CoalescerCrash.ll
2007-10-19-SpillerUnfold.ll
2007-10-28-inlineasm-q-modifier.ll
2007-10-29-ExtendSetCC.ll
2007-10-30-LSRCrash.ll
2007-10-31-extractelement-i64.ll
2007-11-01-ISelCrash.ll
2007-11-03-x86-64-q-constraint.ll
2007-11-04-LiveIntervalCrash.ll
2007-11-04-LiveVariablesBug.ll
2007-11-04-rip-immediate-constant.ll
2007-11-06-InstrSched.ll
2007-11-07-MulBy4.ll
2007-11-30-LoadFolding-Bug.ll
2007-12-16-BURRSchedCrash.ll
2007-12-18-LoadCSEBug.ll
2008-01-08-IllegalCMP.ll
2008-01-08-SchedulerCrash.ll
2008-01-09-LongDoubleSin.ll
2008-01-16-FPStackifierAssert.ll
2008-01-16-InvalidDAGCombineXform.ll
2008-02-05-ISelCrash.ll
2008-02-06-LoadFoldingBug.ll
2008-02-14-BitMiscompile.ll
2008-02-18-TailMergingBug.ll
2008-02-20-InlineAsmClobber.ll
2008-02-22-LocalRegAllocBug.ll
2008-02-25-InlineAsmBug.ll
2008-02-25-X86-64-CoalescerBug.ll
2008-02-26-AsmDirectMemOp.ll
2008-02-27-DeadSlotElimBug.ll
2008-02-27-PEICrash.ll
2008-03-06-frem-fpstack.ll
2008-03-07-APIntBug.ll
2008-03-10-RegAllocInfLoop.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2008-03-12-ThreadLocalAlias.ll
2008-03-13-TwoAddrPassCrash.ll
2008-03-14-SpillerCrash.ll
2008-03-19-DAGCombinerBug.ll
2008-03-23-DarwinAsmComments.ll
2008-03-25-TwoAddrPassBug.ll
2008-03-31-SpillerFoldingBug.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2008-04-02-unnamedEH.ll
2008-04-08-CoalescerCrash.ll
2008-04-09-BranchFolding.ll
2008-04-15-LiveVariableBug.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2008-04-16-CoalescerBug.ll
2008-04-16-ReMatBug.ll
2008-04-17-CoalescerBug.ll
2008-04-24-MemCpyBug.ll
2008-04-24-pblendw-fold-crash.ll
2008-04-26-Asm-Optimize-Imm.ll
2008-04-28-CoalescerBug.ll
2008-04-28-CyclicSchedUnit.ll
2008-05-01-InvalidOrdCompare.ll
2008-05-09-PHIElimBug.ll
2008-05-09-ShuffleLoweringBug.ll
2008-05-12-tailmerge-5.ll
2008-05-21-CoalescerBug.ll
2008-05-22-FoldUnalignedLoad.ll
2008-05-28-CoalescerBug.ll
2008-05-28-LocalRegAllocBug.ll
2008-06-13-NotVolatileLoadStore.ll
2008-06-13-VolatileLoadStore.ll
2008-06-16-SubregsBug.ll
2008-06-25-VecISelBug.ll
2008-07-07-DanglingDeadInsts.ll
2008-07-09-ELFSectionAttributes.ll
2008-07-11-SHLBy1.ll
2008-07-16-CoalescerCrash.ll
2008-07-19-movups-spills.ll
2008-07-22-CombinerCrash.ll
2008-07-23-VSetCC.ll
2008-08-06-CmpStride.ll
2008-08-06-RewriterBug.ll
2008-08-17-UComiCodeGenBug.ll
2008-08-23-64Bit-maskmovq.ll
2008-08-31-EH_RETURN32.ll
2008-08-31-EH_RETURN64.ll
2008-09-05-sinttofp-2xi32.ll
2008-09-09-LinearScanBug.ll
2008-09-11-CoalescerBug.ll
2008-09-11-CoalescerBug2.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
2008-09-17-inline-asm-1.ll
2008-09-18-inline-asm-2.ll
2008-09-19-RegAllocBug.ll
2008-09-25-sseregparm-1.ll
2008-09-26-FrameAddrBug.ll
2008-09-29-ReMatBug.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2008-09-29-VolatileBug.ll
2008-10-06-x87ld-nan-1.ll
2008-10-06-x87ld-nan-2.ll
2008-10-07-SSEISelBug.ll
2008-10-11-CallCrash.ll
2008-10-13-CoalescerBug.ll
2008-10-16-VecUnaryOp.ll
2008-10-17-Asm64bitRConstraint.ll
2008-10-20-AsmDoubleInI32.ll
2008-10-24-FlippedCompare.ll
2008-10-27-CoalescerBug.ll
2008-10-29-ExpandVAARG.ll
2008-11-03-F80VAARG.ll
2008-11-06-testb.ll
2008-11-13-inlineasm-3.ll
2008-11-29-ULT-Sign.ll
2008-12-01-SpillerAssert.ll
2008-12-01-loop-iv-used-outside-loop.ll
2008-12-02-IllegalResultType.ll
2008-12-02-dagcombine-1.ll
2008-12-02-dagcombine-2.ll
2008-12-02-dagcombine-3.ll
2008-12-16-dagcombine-4.ll
2008-12-19-EarlyClobberBug.ll
2008-12-22-dagcombine-5.ll
2008-12-23-crazy-address.ll
2008-12-23-dagcombine-6.ll
2009-01-13-DoubleUpdate.ll
2009-01-16-SchedulerBug.ll
2009-01-16-UIntToFP.ll
2009-01-18-ConstantExprCrash.ll
2009-01-25-NoSSE.ll
2009-01-26-WrongCheck.ll
2009-01-27-NullStrings.ll
2009-01-31-BigShift.ll
2009-01-31-BigShift2.ll
2009-01-31-BigShift3.ll
2009-02-01-LargeMask.ll
2009-02-03-AnalyzedTwice.ll
2009-02-04-sext-i64-gep.ll
2009-02-08-CoalescerBug.ll
2009-02-09-ivs-different-sizes.ll
2009-02-11-codegenprepare-reuse.ll
2009-02-12-DebugInfoVLA.ll
2009-02-12-InlineAsm-nieZ-constraints.ll
2009-02-12-SpillerBug.ll
2009-02-21-ExtWeakInitializer.ll
2009-02-25-CommuteBug.ll
2009-02-26-MachineLICMBug.ll [MBP] Don't move bottom block before header if it can't reduce taken branches 2019-01-25 19:45:13 +00:00
2009-03-03-BTHang.ll
2009-03-03-BitcastLongDouble.ll
2009-03-05-burr-list-crash.ll
2009-03-09-APIntCrash.ll
2009-03-09-SpillerBug.ll
2009-03-10-CoalescerBug.ll
2009-03-12-CPAlignBug.ll
2009-03-13-PHIElimBug.ll
2009-03-16-PHIElimInLPad.ll
2009-03-23-LinearScanBug.ll
2009-03-23-MultiUseSched.ll
2009-03-23-i80-fp80.ll
2009-03-25-TestBug.ll
2009-03-26-NoImplicitFPBug.ll
2009-04-12-FastIselOverflowCrash.ll test/CodeGen/X86: Relax test case 2018-11-10 00:34:09 +00:00
2009-04-12-picrel.ll
2009-04-13-2AddrAssert-2.ll
2009-04-13-2AddrAssert.ll
2009-04-14-IllegalRegs.ll
2009-04-16-SpillerUnfold.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2009-04-24.ll
2009-04-25-CoalescerBug.ll
2009-04-27-CoalescerAssert.ll
2009-04-27-LiveIntervalsAssert.ll
2009-04-27-LiveIntervalsAssert2.ll
2009-04-29-IndirectDestOperands.ll
2009-04-29-LinearScanBug.ll
2009-04-29-RegAllocAssert.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2009-04-scale.ll
2009-05-08-InlineAsmIOffset.ll
2009-05-11-tailmerge-crash.ll
2009-05-19-SingleElementExtractElement.ll
2009-05-23-available_externally.ll
2009-05-23-dagcombine-shifts.ll
2009-05-28-DAGCombineCrash.ll
2009-05-30-ISelBug.ll
2009-06-02-RewriterBug.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2009-06-03-Win64DisableRedZone.ll
2009-06-03-Win64SpillXMM.ll
2009-06-04-VirtualLiveIn.ll
2009-06-05-VZextByteShort.ll [X86] Autogenerate complete checks. NFC 2018-11-06 00:31:27 +00:00
2009-06-05-VariableIndexInsert.ll
2009-06-05-sitofpCrash.ll
2009-06-06-ConcatVectors.ll
2009-06-12-x86_64-tail-call-conv-out-of-sync-bug.ll
2009-06-15-not-a-tail-call.ll
2009-06-18-movlp-shuffle-register.ll
2009-07-06-TwoAddrAssert.ll
2009-07-07-SplitICmp.ll
2009-07-09-ExtractBoolFromVector.ll
2009-07-15-CoalescerBug.ll
2009-07-16-CoalescerBug.ll
2009-07-19-AsmExtraOperands.ll
2009-07-20-CoalescerBug.ll
2009-07-20-DAGCombineBug.ll
2009-08-06-branchfolder-crash.ll
2009-08-06-inlineasm.ll
2009-08-08-CastError.ll
2009-08-12-badswitch.ll
2009-08-14-Win64MemoryIndirectArg.ll
2009-08-19-LoadNarrowingMiscompile.ll
2009-08-23-SubRegReuseUndo.ll
2009-09-10-LoadFoldingBug.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2009-09-10-SpillComments.ll
2009-09-16-CoalescerBug.ll
2009-09-19-earlyclobber.ll
2009-09-21-NoSpillLoopCount.ll
2009-09-22-CoalescerBug.ll
2009-09-23-LiveVariablesBug.ll
2009-10-14-LiveVariablesBug.ll
2009-10-16-Scope.ll
2009-10-19-EmergencySpill.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2009-10-19-atomic-cmp-eflags.ll [X86][NFC] Replace "<%s" with "< %s" in run-lines. 2019-01-27 15:36:35 +00:00
2009-10-25-RewriterBug.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2009-11-04-SubregCoalescingBug.ll
2009-11-13-VirtRegRewriterBug.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2009-11-16-MachineLICM.ll
2009-11-16-UnfoldMemOpBug.ll
2009-11-17-UpdateTerminator.ll
2009-11-18-TwoAddrKill.ll
2009-11-25-ImpDefBug.ll
2009-12-01-EarlyClobberBug.ll
2009-12-11-TLSNoRedZone.ll
2010-01-05-ZExt-Shl.ll
2010-01-07-ISelBug.ll
2010-01-08-Atomic64Bug.ll
2010-01-11-ExtraPHIArg.ll
2010-01-13-OptExtBug.ll
2010-01-15-SelectionDAGCycle.ll
2010-01-18-DbgValue.ll
2010-01-19-OptExtBug.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2010-02-01-DbgValueCrash.ll
2010-02-01-TaillCallCrash.ll
2010-02-03-DualUndef.ll
2010-02-04-SchedulerBug.ll
2010-02-11-NonTemporal.ll
2010-02-12-CoalescerBug-Impdef.ll
2010-02-15-ImplicitDefBug.ll
2010-02-19-TailCallRetAddrBug.ll
2010-02-23-DAGCombineBug.ll
2010-02-23-DIV8rDefinesAX.ll
2010-02-23-RematImplicitSubreg.ll
2010-02-23-SingleDefPhiJoin.ll
2010-03-04-Mul8Bug.ll
2010-03-05-ConstantFoldCFG.ll
2010-03-05-EFLAGS-Redef.ll
2010-03-17-ISelBug.ll
2010-04-06-SSEDomainFixCrash.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2010-04-08-CoalescerBug.ll
2010-04-13-AnalyzeBranchCrash.ll
2010-04-21-CoalescerBug.ll
2010-04-29-CoalescerCrash.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2010-04-30-LocalAlloc-LandingPad.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2010-05-03-CoalescerSubRegClobber.ll
2010-05-05-LocalAllocEarlyClobber.ll
2010-05-06-LocalInlineAsmClobber.ll
2010-05-07-ldconvert.ll
2010-05-10-DAGCombinerBug.ll
2010-05-12-FastAllocKills.ll
2010-05-16-nosseconversion.ll
2010-05-25-DotDebugLoc.ll
2010-05-26-DotDebugLoc.ll
2010-05-26-FP_TO_INT-crash.ll
2010-05-28-Crash.ll
2010-06-01-DeadArg-DbgInfo.ll
2010-06-09-FastAllocRegisters.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2010-06-14-fast-isel-fs-load.ll
2010-06-15-FastAllocEarlyCLobber.ll
2010-06-24-g-constraint-crash.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2010-06-25-CoalescerSubRegDefDead.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2010-06-25-asm-RA-crash.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2010-06-28-FastAllocTiedOperand.ll
2010-06-28-matched-g-constraint.ll
2010-07-02-UnfoldBug.ll
2010-07-02-asm-alignstack.ll
2010-07-06-DbgCrash.ll
2010-07-06-asm-RIP.ll
2010-07-11-FPStackLoneUse.ll
2010-07-13-indirectXconstraint.ll
2010-07-15-Crash.ll
2010-07-29-SetccSimplify.ll
2010-08-04-MaskedSignedCompare.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
2010-08-04-MingWCrash.ll
2010-08-04-StackVariable.ll
2010-09-01-RemoveCopyByCommutingDef.ll
2010-09-16-EmptyFilename.ll
2010-09-16-asmcrash.ll
2010-09-17-SideEffectsInChain.ll
2010-09-30-CMOV-JumpTable-PHI.ll
2010-10-08-cmpxchg8b.ll
2010-11-02-DbgParameter.ll
2010-11-09-MOVLPS.ll
2010-11-18-SelectOfExtload.ll
2011-01-07-LegalizeTypesCrash.ll
2011-01-10-DagCombineHang.ll
2011-01-24-DbgValue-Before-Use.ll
2011-02-04-FastRegallocNoFP.ll
2011-02-12-shuffle.ll
2011-02-21-VirtRegRewriter-KillSubReg.ll
2011-02-23-UnfoldBug.ll
2011-02-27-Fpextend.ll
2011-03-02-DAGCombiner.ll
2011-03-08-Sched-crash.ll
2011-03-09-Physreg-Coalescing.ll
2011-03-30-CreateFixedObjCrash.ll
2011-04-13-SchedCmpJmp.ll
2011-04-19-sclr-bb.ll
2011-05-09-loaduse.ll [X86] Regenerate loaduse test 2018-11-08 19:42:11 +00:00
2011-05-26-UnreachableBlockElim.ll
2011-05-27-CrossClassCoalescing.ll
2011-06-01-fildll.ll
2011-06-03-x87chain.ll
2011-06-06-fgetsign80bit.ll
2011-06-12-FastAllocSpill.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2011-06-14-PreschedRegalias.ll
2011-06-14-mmx-inlineasm.ll
2011-06-19-QuicksortCoalescerBug.ll
2011-07-13-BadFrameIndexDisplacement.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2011-08-23-PerformSubCombine128.ll
2011-08-23-Trampoline.ll
2011-08-29-BlockConstant.ll
2011-08-29-InitOrder.ll
2011-09-14-valcoalesce.ll
2011-09-18-sse2cmp.ll
2011-09-21-setcc-bug.ll
2011-10-11-SpillDead.ll
2011-10-11-srl.ll
2011-10-12-MachineCSE.ll
2011-10-18-FastISel-VectorParams.ll
2011-10-19-LegelizeLoad.ll [X86] Autogenerate complete checks. NFC 2018-11-06 00:31:27 +00:00
2011-10-19-widen_vselect.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
2011-10-21-widen-cmp.ll
2011-10-27-tstore.ll
2011-10-30-padd.ll
2011-11-07-LegalizeBuildVector.ll
2011-11-22-AVX2-Domains.ll
2011-11-30-or.ll
2011-12-06-AVXVectorExtractCombine.ll
2011-12-06-BitcastVectorGlobal.ll
2011-12-08-AVXISelBugs.ll
2011-12-8-bitcastintprom.ll
2011-12-15-vec_shift.ll
2011-12-26-extractelement-duplicate-load.ll
2011-12-28-vselecti8.ll Regenerate test in prep for SimplifyDemandedBits improvements. 2018-12-17 12:48:34 +00:00
2011-20-21-zext-ui2fp.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
2012-01-10-UndefExceptionEdge.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
2012-1-10-buildvector.ll
2012-01-11-split-cv.ll
2012-01-12-extract-sv.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
2012-01-16-mfence-nosse-flags.ll
2012-01-18-vbitcast.ll [X86] Improve type legalization of (v2i32/v4i16/v8i16 (bitcast (v2f32))) to avoid a stack stack temporary. 2018-10-12 22:00:04 +00:00
2012-02-12-dagco.ll
2012-02-14-scalar.ll
2012-02-23-mmx-inlineasm.ll
2012-02-29-CoalescerBug.ll [X86][NFC] Replace "<%s" with "< %s" in run-lines. 2019-01-27 15:36:35 +00:00
2012-03-15-build_vector_wl.ll [X86] Autogenerate complete checks. NFC 2018-11-06 00:31:27 +00:00
2012-03-20-LargeConstantExpr.ll
2012-03-26-PostRALICMBug.ll
2012-04-09-TwoAddrPassBug.ll
2012-04-26-sdglue.ll [DAGCombiner] narrow vector binops when extraction is cheap 2018-10-30 14:14:34 +00:00
2012-05-17-TwoAddressBug.ll
2012-05-19-CoalescerCrash.ll
2012-07-10-extload64.ll
2012-07-10-shufnorm.ll
2012-07-15-BuildVectorPromote.ll
2012-07-15-broadcastfold.ll
2012-07-15-tconst_shl.ll
2012-07-15-vshl.ll
2012-07-16-LeaUndef.ll
2012-07-16-fp2ui-i1.ll
2012-07-17-vtrunc.ll
2012-07-23-select_cc.ll
2012-08-07-CmpISelBug.ll DAG combiner: fold (select, C, X, undef) -> X 2018-11-16 23:13:38 +00:00
2012-08-16-setcc.ll
2012-08-17-legalizer-crash.ll
2012-08-28-UnsafeMathCrash.ll
2012-09-13-dagco-fneg.ll
2012-09-28-CGPBug.ll
2012-10-02-DAGCycle.ll
2012-10-03-DAGCycle.ll
2012-10-18-crash-dagco.ll
2012-11-28-merge-store-alias.ll
2012-12-1-merge-multiple.ll
2012-12-12-DAGCombineCrash.ll
2012-12-14-v8fp80-crash.ll
2012-12-19-NoImplicitFloat.ll
2013-01-09-DAGCombineBug.ll
2013-03-13-VEX-DestReg.ll
2013-05-06-ConactVectorCrash.ll
2013-10-14-FastISel-incorrect-vreg.ll
2014-05-29-factorial.ll
2014-08-29-CompactUnwind.ll
9601.ll
20090313-signext.ll
AppendingLinkage.ll
Atomics-64.ll
DbgValueOtherTargets.test
DynamicCalleeSavedRegisters.ll
MachineBranchProb.ll
MachineSink-CritEdge.ll
MachineSink-DbgValue.ll
MachineSink-PHIUse.ll
MachineSink-SubReg.ll
MachineSink-eflags.ll [X86] Regenerate test checks in preparation for a patch. NFC 2018-11-05 19:45:37 +00:00
MergeConsecutiveStores.ll [CodeGen][NFC] Add tests for heterogeneous types in MergeConsecutiveStores 2018-10-01 07:16:22 +00:00
O0-pipeline.ll Revert "Revert r347596 "Support for inserting profile-directed cache prefetches"" 2018-11-30 01:01:52 +00:00
O3-pipeline.ll Revert "Revert r347596 "Support for inserting profile-directed cache prefetches"" 2018-11-30 01:01:52 +00:00
PR34565.ll
PR37310.mir [X86] Fix llc invocation on MIR test case 2018-10-25 14:11:07 +00:00
StackColoring-dbg.ll
StackColoring.ll
SwitchLowering.ll
SwizzleShuff.ll
TruncAssertSext.ll
TruncAssertZext.ll
WidenArith.ll
abi-isel.ll
absolute-bit-mask-fastisel.ll
absolute-bit-mask.ll
absolute-bt.ll
absolute-cmp.ll
absolute-constant.ll
absolute-rotate.ll
add-ext.ll
add-i64.ll
add-of-carry.ll
add-sub-nsw-nuw.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
add.ll [SelectionDAG] allow vector types with isBitwiseNot() 2018-09-19 21:48:30 +00:00
add32ri8.ll
add_shl_constant.ll
addcarry.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
addcarry2.ll
addr-label-difference.ll
addr-mode-matcher-2.ll [X86] Add test for matchAddressRecursively's MUL handling 2019-01-22 11:39:21 +00:00
addr-mode-matcher.ll
addr-of-ret-addr.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
address-type-promotion-constantexpr.ll
addrsig.ll CodeGen: Add two more conditions for adding symbols to the address-significance table. 2018-08-24 20:37:09 +00:00
adx-commute.mir [X86] Merge addcarryx/addcarry intrinsic into a single addcarry intrinsic. 2018-12-10 06:07:50 +00:00
adx-intrinsics-upgrade.ll [X86] Simplify X86ISD::ADD/SUB if we don't use the result flag 2019-01-25 15:58:28 +00:00
adx-intrinsics.ll [X86] Simplify X86ISD::ADD/SUB if we don't use the result flag 2019-01-25 15:58:28 +00:00
adx-schedule.ll
aes-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
aes_intrinsics.ll
alias-gep.ll
alias-static-alloca.ll
aliases.ll
aligned-comm.ll
aligned-variadic.ll
alignment-2.ll
alignment.ll
all-ones-vector.ll
alldiv-divdi3.ll
alloca-align-rounding-32.ll
alloca-align-rounding.ll
allrem-moddi3.ll
and-encoding.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
and-load-fold.ll [X86] More aggressive shuffle mask widening in combineExtractWithShuffle 2019-01-12 16:38:56 +00:00
and-or-fold.ll
and-sink.ll
and-su.ll
andimm8.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
anyext.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
anyregcc-crash.ll
anyregcc.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
apm.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
arg-cast.ll
arg-copy-elide.ll
asm-block-labels.ll
asm-global-imm.ll
asm-indirect-mem.ll
asm-invalid-register-class-crasher.ll
asm-label.ll
asm-label2.ll
asm-mismatched-types.ll
asm-modifier-P.ll
asm-modifier.ll
asm-reg-type-mismatch.ll
asm-reject-reg-type-mismatch.ll
asm-reject-rex.ll
asm-reject-xmm16.ll
atom-call-reg-indirect-foldedreload32.ll
atom-call-reg-indirect-foldedreload64.ll
atom-call-reg-indirect.ll
atom-cmpb.ll
atom-fixup-lea1.ll
atom-fixup-lea2.ll
atom-fixup-lea3.ll
atom-fixup-lea4.ll
atom-lea-addw-bug.ll
atom-lea-sp.ll
atom-pad-short-functions.ll
atom-sched.ll [X86][NFC] Replace "<%s" with "< %s" in run-lines. 2019-01-27 15:36:35 +00:00
atom-shuf.ll
atomic-dagsched.ll
atomic-eflags-reuse.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
atomic-flags.ll
atomic-load-store-wide.ll
atomic-load-store.ll
atomic-minmax-i6432.ll [X86] Add FeatureCMOV explicitly to all CPUs that support it. Remove FeatureCMOV implication from Feature64Bit and FeatureSSE1 2018-08-26 18:29:33 +00:00
atomic-non-integer.ll
atomic-ops-ancient-64.ll
atomic-or.ll
atomic-pointer.ll
atomic8.ll
atomic16.ll Allow FP types for atomicrmw xchg 2019-01-17 10:49:01 +00:00
atomic32.ll Allow FP types for atomicrmw xchg 2019-01-17 10:49:01 +00:00
atomic64.ll Allow FP types for atomicrmw xchg 2019-01-17 10:49:01 +00:00
atomic128.ll Allow FP types for atomicrmw xchg 2019-01-17 10:49:01 +00:00
atomic6432.ll
atomic_add.ll
atomic_idempotent.ll
atomic_mi.ll [MachineLICM][X86][AMDGPU] Fix subtle bug in the updating of PhysRegClobbers in post-RA LICM 2018-12-05 03:41:26 +00:00
atomic_op.ll
attribute-sections.ll
avg-mask.ll
avg.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
avoid-lea-scale2.ll
avoid-loop-align-2.ll
avoid-loop-align.ll
avoid-sfb-kill-flags.mir
avoid-sfb-offset.mir
avoid-sfb-overlaps.ll
avoid-sfb.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
avoid_complex_am.ll
avx-arith.ll
avx-basic.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
avx-bitcast.ll
avx-brcond.ll
avx-cast.ll
avx-cmp.ll [MBP] Don't move bottom block before header if it can't reduce taken branches 2019-01-25 19:45:13 +00:00
avx-cvt-2.ll
avx-cvt-3.ll
avx-cvt.ll
avx-cvttp2si.ll
avx-fp2int.ll [X86] Autogenerate complete checks. NFC 2018-11-06 00:31:27 +00:00
avx-gfni-intrinsics.ll
avx-insertelt.ll
avx-intel-ocl.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
avx-intrinsics-fast-isel.ll [x86] add movddup specialization for build vector lowering (PR37502) 2018-12-21 18:48:32 +00:00
avx-intrinsics-x86-upgrade.ll
avx-intrinsics-x86.ll
avx-intrinsics-x86_64.ll
avx-isa-check.ll
avx-load-store.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
avx-logic.ll [DAGCombiner] narrow vector binops when extraction is cheap 2018-10-30 14:14:34 +00:00
avx-minmax.ll
avx-schedule.ll [X86][BtVer2] X86ISD::VPERMILPV has local forwarding disabled 2019-01-22 13:13:57 +00:00
avx-select.ll
avx-shift.ll
avx-shuffle-x86_32.ll
avx-splat.ll
avx-trunc.ll [X86] Lower v16i16->v8i16 truncate using an 'and' with 255, an extract_subvector, and a packuswb instruction. 2018-11-18 17:59:28 +00:00
avx-unpack.ll
avx-varargs-x86_64.ll
avx-vbroadcast.ll [x86] add movddup specialization for build vector lowering (PR37502) 2018-12-21 18:48:32 +00:00
avx-vbroadcastf128.ll [x86] fix uses check in broadcast transform (PR38949) 2018-09-16 15:41:56 +00:00
avx-vextractf128.ll
avx-vinsertf128.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
avx-vpclmulqdq.ll
avx-vperm2x128.ll [DAGCombiner] look through bitcasts when trying to narrow vector binops 2018-11-20 22:26:35 +00:00
avx-vzeroupper.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
avx-win64-args.ll
avx-win64.ll
avx.ll
avx1-logical-load-folding.ll [DAGCombiner] look through bitcasts when trying to narrow vector binops 2018-11-20 22:26:35 +00:00
avx2-arith.ll [X86] Attempt to improve v32i8/v64i8 multiply lowering by applying the v16i8 non-avx2 algorithm to each 128-bit lane. 2018-11-19 18:32:53 +00:00
avx2-cmp.ll
avx2-conversions.ll [X86] Lower v16i16->v8i16 truncate using an 'and' with 255, an extract_subvector, and a packuswb instruction. 2018-11-18 17:59:28 +00:00
avx2-fma-fneg-combine.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
avx2-gather.ll [X86] Lower avx2/avx512f gather intrinsics to X86MaskedGatherSDNode instead of going directly to MachineSDNode.: 2019-01-18 18:22:26 +00:00
avx2-intrinsics-canonical.ll [X86] Lowering addus/subus intrinsics to native IR 2018-08-14 08:00:56 +00:00
avx2-intrinsics-fast-isel.ll [X86] Use GetDemandedBits to simplify the operands of PMULDQ/PMULUDQ. 2018-12-24 19:40:20 +00:00
avx2-intrinsics-x86-upgrade.ll [X86][SSE] Auto upgrade PADDS/PSUBS intrinsics to SADD_SAT/SSUB_SAT generic intrinsics (llvm) 2018-12-21 09:04:14 +00:00
avx2-intrinsics-x86.ll [X86] Add X86ISD::VSHLV and X86ISD::VSRLV nodes for psllv and psrlv 2019-01-16 21:46:32 +00:00
avx2-logic.ll [X86] Call SimplifyDemandedBits on conditions of X86ISD::SHRUNKBLEND 2019-01-10 19:05:34 +00:00
avx2-masked-gather.ll [ScalarizeMaskedMemIntrin] When expanding masked gathers, start with the passthru vector and insert the new load results into it. 2018-09-27 21:28:59 +00:00
avx2-nontemporal.ll
avx2-phaddsub.ll [x86] add and use fast horizontal vector math subtarget feature 2018-10-12 16:41:02 +00:00
avx2-pmovxrm.ll
avx2-schedule.ll [X86][SSE] Remove use of SSE ADDS/SUBS saturation intrinsics from schedule/stack tests 2018-12-19 12:00:25 +00:00
avx2-shift.ll
avx2-vbroadcast.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
avx2-vbroadcasti128.ll
avx2-vector-shifts.ll
avx2-vperm.ll
avx512-adc-sbb.ll
avx512-any_extend_load.ll
avx512-arith.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
avx512-bugfix-23634.ll
avx512-bugfix-25270.ll
avx512-bugfix-26264.ll
avx512-build-vector.ll
avx512-calling-conv.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
avx512-cmp-kor-sequence.ll
avx512-cmp.ll [x86] limit transform for select-of-fp-constants 2018-11-25 17:27:02 +00:00
avx512-cvt-widen.ll [X86] Combine vpmovdw+vpacksswb into vpmovdb. 2018-12-12 05:56:01 +00:00
avx512-cvt.ll [X86] Add a few more fptosi test cases to demonstrate -x86-experimental-vector-widening legalization not combining vpacksswb+vpmovdw. 2018-12-12 05:55:59 +00:00
avx512-cvttp2i.ll
avx512-ext.ll [X86] Allow combinevxi1Bitcast to use pmovmskb on avx512 targets if the input is a truncate from v16i8/v32i8. 2019-01-05 21:40:07 +00:00
avx512-extract-subvector-load-store.ll [X86] When lowering v1i1/v2i1/v4i1/v8i1 load/store with avx512f, but not avx512dq, use v16i1 as the intermediate mask type instead of v8i1. 2019-01-12 02:22:10 +00:00
avx512-extract-subvector.ll
avx512-fma-commute.ll
avx512-fma-intrinsics-upgrade.ll
avx512-fma-intrinsics.ll
avx512-fma.ll [X86] Turn X86ISD::VSEXT into X86ISD::VZEXT if the upper bits aren't demanded. 2018-11-09 19:05:51 +00:00
avx512-fsel.ll
avx512-gather-scatter-intrin-deprecated.ll [X86] Add versions of the avx512 gather intrinsics that take the mask as a vXi1 vector instead of a scalar 2019-01-15 20:12:33 +00:00
avx512-gather-scatter-intrin.ll [X86] Lower avx2/avx512f gather intrinsics to X86MaskedGatherSDNode instead of going directly to MachineSDNode.: 2019-01-18 18:22:26 +00:00
avx512-gfni-intrinsics.ll
avx512-hadd-hsub.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
avx512-i1test.ll [MBP] Don't move bottom block before header if it can't reduce taken branches 2019-01-25 19:45:13 +00:00
avx512-inc-dec.ll
avx512-insert-extract.ll [X86] Change vXi1 extract_vector_elt lowering to be legal if the index is 0. Add DAG combine to turn scalar_to_vector+extract_vector_elt into extract_subvector. 2019-01-11 05:44:56 +00:00
avx512-insert-extract_i1.ll
avx512-intel-ocl.ll
avx512-intrinsics-canonical.ll
avx512-intrinsics-fast-isel.ll [X86] Disable DomainReassignment pass when AVX512BW is disabled to avoid injecting VK32/VK64 references into the MachineIR 2019-01-10 07:43:54 +00:00
avx512-intrinsics-upgrade.ll [X86] Remove GCCBuiltins from 512-bit cvt(u)qqtops, cvt(u)qqtopd, and cvt(u)dqtops intrinsics. Add new variadic uitofp/sitofp with rounding mode intrinsics. 2019-01-26 02:41:54 +00:00
avx512-intrinsics.ll [X86] Remove GCCBuiltins from 512-bit cvt(u)qqtops, cvt(u)qqtopd, and cvt(u)dqtops intrinsics. Add new variadic uitofp/sitofp with rounding mode intrinsics. 2019-01-26 02:41:54 +00:00
avx512-load-store.ll
avx512-load-trunc-store-i1.ll
avx512-logic.ll [X86] Stop promoting vector and/or/xor/andn to vXi64. 2018-10-26 17:21:26 +00:00
avx512-mask-op.ll [X86] When lowering v1i1/v2i1/v4i1/v8i1 load/store with avx512f, but not avx512dq, use v16i1 as the intermediate mask type instead of v8i1. 2019-01-12 02:22:10 +00:00
avx512-mask-spills.ll
avx512-mask-zext-bugfix.ll RegAllocFast: Leave unassigned virtreg entries in map 2018-11-07 06:57:03 +00:00
avx512-masked-memop-64-32.ll [X86] Turn X86ISD::VSEXT into X86ISD::VZEXT if the upper bits aren't demanded. 2018-11-09 19:05:51 +00:00
avx512-masked_memop-16-8.ll
avx512-memfold.ll [X86] In getScalarMaskingNode, replace scalar_to_vector with a bitcast to v8i1 and an extract_subvector to convert i8 to v1i1. 2018-11-21 07:01:22 +00:00
avx512-mov.ll
avx512-nontemporal.ll
avx512-pmovxrm.ll
avx512-regcall-Mask.ll [X86] Fix register resizings for inline assembly register operands. 2018-09-13 20:33:56 +00:00
avx512-regcall-NoMask.ll [x86] add/make tests immune to improvements in undef simplification 2018-11-19 15:33:44 +00:00
avx512-rndscale.ll
avx512-rotate.ll
avx512-scalar.ll
avx512-scalarIntrinsics.ll
avx512-scalar_mask.ll
avx512-schedule.ll [X86] Change vXi1 extract_vector_elt lowering to be legal if the index is 0. Add DAG combine to turn scalar_to_vector+extract_vector_elt into extract_subvector. 2019-01-11 05:44:56 +00:00
avx512-select.ll [X86] When lowering v1i1/v2i1/v4i1/v8i1 load/store with avx512f, but not avx512dq, use v16i1 as the intermediate mask type instead of v8i1. 2019-01-12 02:22:10 +00:00
avx512-shift.ll [X86] Split immediate shifts tests. NFCI. 2019-01-04 14:56:10 +00:00
avx512-shuffle-schedule.ll
avx512-skx-insert-subvec.ll [DAGCombiner] narrow vector binops when extraction is cheap 2018-10-30 14:14:34 +00:00
avx512-trunc-widen.ll [LegalizeVectorTypes] Have SplitVecOp_TruncateHelper fall back to SplitVecOp_UnaryOp if splitting the output type would be a legal type. 2018-11-22 22:56:52 +00:00
avx512-trunc.ll [LegalizeVectorTypes] Have SplitVecOp_TruncateHelper fall back to SplitVecOp_UnaryOp if splitting the output type would be a legal type. 2018-11-22 22:56:52 +00:00
avx512-unsafe-fp-math.ll
avx512-vbroadcast.ll
avx512-vbroadcasti128.ll
avx512-vbroadcasti256.ll
avx512-vec-cmp.ll [X86] Turn X86ISD::VSEXT into X86ISD::VZEXT if the upper bits aren't demanded. 2018-11-09 19:05:51 +00:00
avx512-vec3-crash.ll
avx512-vpclmulqdq.ll
avx512-vpermv3-commute.ll
avx512-vpternlog-commute.ll
avx512-vselect-crash.ll
avx512-vselect.ll
avx512bw-arith.ll
avx512bw-intrinsics-canonical.ll [X86][SSE] Auto upgrade PADDS/PSUBS intrinsics to SADD_SAT/SSUB_SAT generic intrinsics (llvm) 2018-12-20 11:53:54 +00:00
avx512bw-intrinsics-fast-isel.ll
avx512bw-intrinsics-upgrade.ll [X86] Remove and autoupgrade vpmovqd/vpmovwb intrinsics using trunc+select. 2019-01-21 08:16:59 +00:00
avx512bw-intrinsics.ll [X86] Remove and autoupgrade vpmovqd/vpmovwb intrinsics using trunc+select. 2019-01-21 08:16:59 +00:00
avx512bw-mask-op.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
avx512bw-mov.ll
avx512bw-vec-cmp.ll
avx512bw-vec-test-testn.ll
avx512bwvl-arith.ll
avx512bwvl-intrinsics-canonical.ll [X86][SSE] Auto upgrade PADDS/PSUBS intrinsics to SADD_SAT/SSUB_SAT generic intrinsics (llvm) 2018-12-20 11:53:54 +00:00
avx512bwvl-intrinsics-fast-isel.ll
avx512bwvl-intrinsics-upgrade.ll [X86] Remove and autoupgrade vpmovqd/vpmovwb intrinsics using trunc+select. 2019-01-21 08:16:59 +00:00
avx512bwvl-intrinsics.ll [X86] Remove and autoupgrade vpmovqd/vpmovwb intrinsics using trunc+select. 2019-01-21 08:16:59 +00:00
avx512bwvl-mov.ll
avx512bwvl-vec-cmp.ll
avx512bwvl-vec-test-testn.ll [X86] Add some non-AVX512VL command lines to the *vl-vec-test-testn.ll tests. 2018-10-25 18:23:48 +00:00
avx512cd-intrinsics-fast-isel.ll
avx512cd-intrinsics-upgrade.ll [X86] Remove and autoupgrade vpconflict intrinsics that take a mask and passthru argument. 2019-01-26 06:27:01 +00:00
avx512cd-intrinsics.ll [X86] Remove and autoupgrade vpconflict intrinsics that take a mask and passthru argument. 2019-01-26 06:27:01 +00:00
avx512cdvl-intrinsics-upgrade.ll [X86] Remove and autoupgrade vpconflict intrinsics that take a mask and passthru argument. 2019-01-26 06:27:01 +00:00
avx512cdvl-intrinsics.ll [X86] Remove and autoupgrade vpconflict intrinsics that take a mask and passthru argument. 2019-01-26 06:27:01 +00:00
avx512dq-intrinsics-fast-isel.ll
avx512dq-intrinsics-upgrade.ll [X86] Remove GCCBuiltins from 512-bit cvt(u)qqtops, cvt(u)qqtopd, and cvt(u)dqtops intrinsics. Add new variadic uitofp/sitofp with rounding mode intrinsics. 2019-01-26 02:41:54 +00:00
avx512dq-intrinsics.ll [X86] Remove GCCBuiltins from 512-bit cvt(u)qqtops, cvt(u)qqtopd, and cvt(u)dqtops intrinsics. Add new variadic uitofp/sitofp with rounding mode intrinsics. 2019-01-26 02:41:54 +00:00
avx512dq-mask-op.ll [DAGCombiner] don't hoist logic op if operands have other uses 2018-12-06 18:16:32 +00:00
avx512dqvl-intrinsics-fast-isel.ll
avx512dqvl-intrinsics-upgrade.ll [X86] Remove GCCBuiltins from 512-bit cvt(u)qqtops, cvt(u)qqtopd, and cvt(u)dqtops intrinsics. Add new variadic uitofp/sitofp with rounding mode intrinsics. 2019-01-26 02:41:54 +00:00
avx512dqvl-intrinsics.ll [X86] Remove GCCBuiltins from 512-bit cvt(u)qqtops, cvt(u)qqtopd, and cvt(u)dqtops intrinsics. Add new variadic uitofp/sitofp with rounding mode intrinsics. 2019-01-26 02:41:54 +00:00
avx512er-intrinsics.ll [X86] In getScalarMaskingNode, replace scalar_to_vector with a bitcast to v8i1 and an extract_subvector to convert i8 to v1i1. 2018-11-21 07:01:22 +00:00
avx512f-vec-test-testn.ll
avx512ifma-intrinsics-fast-isel.ll
avx512ifma-intrinsics-upgrade.ll
avx512ifma-intrinsics.ll
avx512ifmavl-intrinsics-fast-isel.ll
avx512ifmavl-intrinsics-upgrade.ll
avx512ifmavl-intrinsics.ll
avx512vbmi-intrinsics-fast-isel.ll [X86] Remove mask parameter from avx512 pmultishiftqb intrinsics. Use select in IR instead. 2019-01-14 08:46:45 +00:00
avx512vbmi-intrinsics-upgrade.ll [X86] Remove mask parameter from avx512 pmultishiftqb intrinsics. Use select in IR instead. 2019-01-14 08:46:45 +00:00
avx512vbmi-intrinsics.ll [X86] Remove mask parameter from avx512 pmultishiftqb intrinsics. Use select in IR instead. 2019-01-14 08:46:45 +00:00
avx512vbmi2-intrinsics-fast-isel.ll Recommit r350554 "[X86] Remove AVX512VBMI2 concat and shift intrinsics. Replace with target independent funnel shift intrinsics." 2019-01-07 21:00:32 +00:00
avx512vbmi2-intrinsics-upgrade.ll Recommit r350554 "[X86] Remove AVX512VBMI2 concat and shift intrinsics. Replace with target independent funnel shift intrinsics." 2019-01-07 21:00:32 +00:00
avx512vbmi2-intrinsics.ll Recommit r350554 "[X86] Remove AVX512VBMI2 concat and shift intrinsics. Replace with target independent funnel shift intrinsics." 2019-01-07 21:00:32 +00:00
avx512vbmi2vl-intrinsics-fast-isel.ll Recommit r350554 "[X86] Remove AVX512VBMI2 concat and shift intrinsics. Replace with target independent funnel shift intrinsics." 2019-01-07 21:00:32 +00:00
avx512vbmi2vl-intrinsics-upgrade.ll Recommit r350554 "[X86] Remove AVX512VBMI2 concat and shift intrinsics. Replace with target independent funnel shift intrinsics." 2019-01-07 21:00:32 +00:00
avx512vbmi2vl-intrinsics.ll Recommit r350554 "[X86] Remove AVX512VBMI2 concat and shift intrinsics. Replace with target independent funnel shift intrinsics." 2019-01-07 21:00:32 +00:00
avx512vbmivl-intrinsics-fast-isel.ll [X86] Remove mask parameter from avx512 pmultishiftqb intrinsics. Use select in IR instead. 2019-01-14 08:46:45 +00:00
avx512vbmivl-intrinsics-upgrade.ll [X86] Remove mask parameter from avx512 pmultishiftqb intrinsics. Use select in IR instead. 2019-01-14 08:46:45 +00:00
avx512vbmivl-intrinsics.ll [X86] Remove mask parameter from avx512 pmultishiftqb intrinsics. Use select in IR instead. 2019-01-14 08:46:45 +00:00
avx512vl-arith.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
avx512vl-intrinsics-canonical.ll
avx512vl-intrinsics-fast-isel.ll [X86] Auto upgrade XOP/AVX512 rotation intrinsics to generic funnel shift intrinsics (llvm) 2018-12-20 19:01:07 +00:00
avx512vl-intrinsics-upgrade.ll [X86] Remove and autoupgrade vpmovqd/vpmovwb intrinsics using trunc+select. 2019-01-21 08:16:59 +00:00
avx512vl-intrinsics.ll [X86] Add DAG combine to merge vzext_movl with the various fp<->int conversion operations that only write the lower 64-bits of an xmm register and zero the rest. 2019-01-26 01:17:09 +00:00
avx512vl-logic.ll
avx512vl-mov.ll
avx512vl-nontemporal.ll
avx512vl-vbroadcast.ll
avx512vl-vec-cmp.ll
avx512vl-vec-masked-cmp.ll [X86] Move promotion of vector and/or/xor from legalization to DAG combine 2018-10-15 01:51:58 +00:00
avx512vl-vec-test-testn.ll [X86] Add some non-AVX512VL command lines to the *vl-vec-test-testn.ll tests. 2018-10-25 18:23:48 +00:00
avx512vl-vpclmulqdq.ll
avx512vl_vnni-intrinsics-upgrade.ll
avx512vl_vnni-intrinsics.ll
avx512vlcd-intrinsics-fast-isel.ll
avx512vnni-intrinsics-upgrade.ll
avx512vnni-intrinsics.ll
avx512vpopcntdq-intrinsics.ll
avx512vpopcntdq-schedule.ll [X86] Fix VZEROUPPER scheduling info on SNB,HSW,BDW,SXL,SKX. 2018-11-09 09:49:06 +00:00
backpropmask.ll
bad-tls-fold.mir
barrier-sse.ll
barrier.ll [X86] Fix an old FIXME about folding the zero constant into the OR instruction we use for sequentially consistent fence in 32-bit mode without SSE2. 2018-12-23 01:54:43 +00:00
base-pointer-and-cmpxchg.ll
basic-promote-integers.ll
bc-extract.ll
bigstructret.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
bigstructret2.ll
bit-piece-comment.ll
bit-test-shift.ll
bitcast-and-setcc-128.ll [X86] Allow combinevxi1Bitcast to use pmovmskb on avx512 targets if the input is a truncate from v16i8/v32i8. 2019-01-05 21:40:07 +00:00
bitcast-and-setcc-256.ll [x86] add more movmsk tests; NFC 2019-01-18 20:42:12 +00:00
bitcast-and-setcc-512.ll [DAGCombiner] allow hoisting vector bitwise logic ahead of truncates 2018-12-16 14:57:04 +00:00
bitcast-i256.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
bitcast-int-to-vector-bool-sext.ll [X86] Stop promoting vector and/or/xor/andn to vXi64. 2018-10-26 17:21:26 +00:00
bitcast-int-to-vector-bool-zext.ll [X86] Stop promoting vector and/or/xor/andn to vXi64. 2018-10-26 17:21:26 +00:00
bitcast-int-to-vector-bool.ll [X86][AVX] Enable lowerVectorShuffleAsLanePermuteAndPermute v16i16/v32i8 unary shuffle lowering 2018-10-21 17:07:50 +00:00
bitcast-int-to-vector.ll [X86] Type legalize v2f32 loads by using an f64 load and a scalar_to_vector. 2018-10-11 20:36:06 +00:00
bitcast-mmx.ll
bitcast-setcc-128.ll [X86] Allow combinevxi1Bitcast to use pmovmskb on avx512 targets if the input is a truncate from v16i8/v32i8. 2019-01-05 21:40:07 +00:00
bitcast-setcc-256.ll [X86] Allow combinevxi1Bitcast to use pmovmskb on avx512 targets if the input is a truncate from v16i8/v32i8. 2019-01-05 21:40:07 +00:00
bitcast-setcc-512.ll [X86] Use two pmovmskbs in combineBitcastvxi1 for (i64 (bitcast (v64i1 (truncate (v64i8)))) on KNL. 2019-01-05 22:42:58 +00:00
bitcast.ll
bitcast2.ll
bitcnt-false-dep.ll
bitreverse.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
block-placement.ll
block-placement.mir
bmi-intrinsics-fast-isel-x86_64.ll [X86] Update tzcnt fast-isel tests to match clang r343126. 2018-09-26 17:19:28 +00:00
bmi-intrinsics-fast-isel.ll [X86] Update tzcnt fast-isel tests to match clang r343126. 2018-09-26 17:19:28 +00:00
bmi-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
bmi-x86_64.ll [X86] Disable BMI BEXTR in X86DAGToDAGISel::matchBEXTRFromAnd unless we're on compiling for a CPU with single uop BEXTR 2018-09-30 03:01:46 +00:00
bmi.ll [X86] Add some missing blsr patterns 2019-01-27 06:15:39 +00:00
bmi2-schedule.ll [X86] Switch the 64-bit mulx schedule test to use inline assembly. 2018-12-11 07:41:06 +00:00
bmi2-x86_64.ll [X86] Don't emit MULX by default with BMI2 2018-12-12 21:21:31 +00:00
bmi2.ll [X86] Don't emit MULX by default with BMI2 2018-12-12 21:21:31 +00:00
bool-ext-inc.ll
bool-math.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
bool-simplify.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
bool-vector.ll [X86] Allow movmskpd/ps ISD nodes to be created and selected with integer input types. 2018-09-25 23:28:27 +00:00
bool-zext.ll
br-fold.ll [MinGW] [X86] Add stubs for references to data variables that might end up imported from a dll 2018-08-29 17:28:34 +00:00
branchfolding-catchpads.ll
branchfolding-debugloc.ll
branchfolding-landingpads.ll
branchfolding-undef.mir
brcond.ll
break-anti-dependencies.ll
break-false-dep.ll
broadcast-elm-cross-splat-vec.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
broadcastm-lowering.ll [X86] Allow combinevxi1Bitcast to use pmovmskb on avx512 targets if the input is a truncate from v16i8/v32i8. 2019-01-05 21:40:07 +00:00
bss_pagealigned.ll [X86][NFC] Replace "<%s" with "< %s" in run-lines. 2019-01-27 15:36:35 +00:00
bswap-inline-asm.ll
bswap-rotate.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
bswap-vector.ll [DAGCombiner] don't group bswap with casts in logic hoisting fold 2018-12-06 22:10:44 +00:00
bswap-wide-int.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
bswap.ll [DAGCombiner] don't hoist logic op if operands have other uses 2018-12-06 18:16:32 +00:00
bswap_tree.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
bswap_tree2.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
bt.ll [DAG] consolidate shift simplifications 2018-11-23 20:05:12 +00:00
btc_bts_btr.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
btq.ll
bug26810.ll
bug37521.ll
build-vector-128.ll [x86] add load fold patterns for movddup with vzext_load 2018-12-22 16:59:02 +00:00
build-vector-256.ll
build-vector-512.ll
buildvec-extract.ll [X86] Bailout of lowerVectorShuffleAsPermuteAndUnpack for shuffle-with-zero (PR40306) 2019-01-15 16:56:55 +00:00
buildvec-insertvec.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
bypass-slow-division-32.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
bypass-slow-division-64.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
bypass-slow-division-tune.ll [X86] Autogenerate complete checks. NFC 2018-12-24 01:59:31 +00:00
byval-align.ll
byval-callee-cleanup.ll
byval.ll
byval2.ll
byval3.ll
byval4.ll
byval5.ll
byval6.ll
byval7.ll
cache-intrinsic.ll
call-imm.ll
call-push.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
cas.ll
cast-vsel.ll [X86] Don't emit *_extend_vector_inreg nodes when both the input and output types are legal with AVX1 2018-11-02 21:09:49 +00:00
catch.ll
catchpad-dynamic-alloca.ll
catchpad-lifetime.ll
catchpad-realign-savexmm.ll
catchpad-regmask.ll
catchpad-reuse.ll
catchpad-weight.ll
catchret-empty-fallthrough.ll
catchret-fallthrough.ll
catchret-regmask.ll
cfi-inserter-cfg-with-merge.mir
cfi-inserter-check-order.ll
cfi-inserter-noreturnblock.mir Allow inconsistent offsets for 'noreturn' basic blocks when '-verify-cfiinstrs' 2018-08-30 17:31:38 +00:00
cfi-inserter-verify-inconsistent-offset.mir
cfi-inserter-verify-inconsistent-register.mir
cfi-xmm.ll
cfi.ll
cfstring.ll
chain_order.ll
change-compare-stride-1.ll
change-compare-stride-trickiness-0.ll
change-compare-stride-trickiness-1.ll
change-compare-stride-trickiness-2.ll
change-unsafe-fp-math.ll
cldemote-intrinsic.ll
cleanuppad-inalloca.ll
cleanuppad-large-codemodel.ll
cleanuppad-realign.ll
clear-highbits.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
clear-lowbits.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
clear_upper_vector_element_bits.ll [SelectionDAG] Add FoldBUILD_VECTOR to simplify new BUILD_VECTOR nodes 2018-10-30 10:32:11 +00:00
clflushopt-schedule.ll
clflushopt.ll
clwb-schedule.ll
clwb.ll
clz.ll
clzero-schedule.ll
clzero.ll
cmov-double.ll
cmov-fp.ll
cmov-into-branch.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
cmov-promotion.ll
cmov-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
cmov.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
cmovcmov.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
cmp-fast-isel.ll
cmp.ll Convert (CMP (srl/shl X, C), 0) to (CMP (and X, C'), 0) when only the zero flag is used. 2018-12-17 20:02:16 +00:00
cmpxchg-clobber-flags.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
cmpxchg-i1.ll
cmpxchg-i128-i1.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
cmpxchg8b.ll
cmpxchg8b_alloca_regalloc_handling.ll
cmpxchg16b.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
coal-sections.ll
coalesce-dbg-value-subreg-rewrite.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
coalesce-dead-lanes.mir [RegisterCoalescer] Do not assert when trying to remat dead values 2018-08-21 07:49:05 +00:00
coalesce-esp.ll
coalesce-implicitdef.ll
coalesce_commute_movsd.ll
coalesce_commute_subreg.ll
coalescer-commute1.ll
coalescer-commute2.ll
coalescer-commute3.ll
coalescer-commute4.ll
coalescer-commute5.ll
coalescer-cross.ll
coalescer-dce.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
coalescer-dce2.ll
coalescer-identity.ll
coalescer-remat.ll
coalescer-subreg.ll
coalescer-win64.ll
code-model-elf-memset.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
code-model-elf.ll [ELF] Fix large code model MIR verifier errors 2018-10-24 22:57:28 +00:00
code-model-kernel.ll Restore correct x86_64 EH encodings in kernel code model 2018-08-13 06:06:53 +00:00
code_placement.ll
code_placement_align_all.ll
code_placement_cold_loop_blocks.ll
code_placement_eh.ll
code_placement_ignore_succ_in_inner_loop.ll
code_placement_loop_rotation.ll
code_placement_loop_rotation2.ll
code_placement_loop_rotation3.ll
code_placement_no_header_change.ll [MBP] Don't move bottom block before header if it can't reduce taken branches 2019-01-25 19:45:13 +00:00
codegen-prepare-addrmode-sext.ll
codegen-prepare-cast.ll
codegen-prepare-crash.ll
codegen-prepare-extload.ll
codegen-prepare-uaddo.ll [X86] Add CGP tests for PR40486 2019-01-27 14:04:45 +00:00
codegen-prepare.ll
codemodel.ll [Targets] Add errors for tiny and kernel codemodel on targets that don't support them 2018-12-07 12:10:23 +00:00
coff-comdat.ll
coff-comdat2.ll
coff-comdat3.ll
coff-feat00.ll
coff-no-dead-strip.ll
coff-weak.ll
coldcc64.ll
combine-64bit-vec-binop.ll [X86] Fix typo in test comment. NFC 2018-11-05 01:21:52 +00:00
combine-abs.ll [X86] Improve vXi64 ISD::ABS codegen with SSE41+ 2019-01-12 10:28:12 +00:00
combine-add-ssat.ll [DAGCombiner] Add add/sub saturation undef handling 2019-01-14 14:16:24 +00:00
combine-add-usat.ll [DAGCombiner] Add add/sub saturation undef handling 2019-01-14 14:16:24 +00:00
combine-add.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
combine-adx.ll [X86] Simplify X86ISD::ADD/SUB if we don't use the result flag 2019-01-25 15:58:28 +00:00
combine-and.ll
combine-avx-intrinsics.ll
combine-avx2-intrinsics.ll
combine-bitselect.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
combine-concatvectors.ll [DAGCombiner] Simplify test case from r348759 2018-12-10 16:04:56 +00:00
combine-fabs.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
combine-fcopysign.ll Generate test results for combine-fcopysign.ll using update_llc_test_checks.py . NFC 2019-01-26 18:13:53 +00:00
combine-lds.ll
combine-mul.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
combine-multiplies.ll
combine-or.ll
combine-pmuldq.ll [X86][SSE] Add SimplifyDemandedBitsForTargetNode PMULDQ/PMULUDQ handling 2018-10-24 19:11:28 +00:00
combine-rotates.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
combine-sbb.ll [X86] combineCarryThroughADD - add support for X86::COND_A commutations (PR24545) 2019-01-26 20:23:04 +00:00
combine-sdiv.ll [X86][SSE] Improve immediate vector shift known bits handling. 2018-12-17 22:09:47 +00:00
combine-select.ll
combine-sext-in-reg.ll
combine-shl.ll [SelectionDAG] Add SIGN_EXTEND_VECTOR_INREG support to computeKnownBits. 2018-12-31 19:09:30 +00:00
combine-smax.ll
combine-smin.ll
combine-sra.ll [SelectionDAG] Optional handling of UNDEF elements in matchUnaryPredicate 2018-12-19 10:41:06 +00:00
combine-srem.ll [X86][SSE] Replace (VSRLI (VSRAI X, Y), 31) -> (VSRLI X, 31) fold. 2018-12-18 08:55:47 +00:00
combine-srl.ll [SelectionDAG] Optional handling of UNDEF elements in matchUnaryPredicate 2018-12-19 10:41:06 +00:00
combine-sse41-intrinsics.ll
combine-sub-ssat.ll [DAGCombiner] Add (sub_sat x, x) -> 0 combine 2019-01-14 15:43:34 +00:00
combine-sub-usat.ll [DAGCombiner] Add (sub_sat x, x) -> 0 combine 2019-01-14 15:43:34 +00:00
combine-sub.ll
combine-testm-and.ll
combine-udiv.ll [X86] Emit PACKUS directly from the v16i8 LowerMULH code instead of using a shuffle. 2018-11-30 08:32:05 +00:00
combine-umax.ll
combine-umin.ll
combine-urem.ll [DAGCombiner] Fold 0 div/rem X to 0 2018-10-31 14:18:57 +00:00
commandline-metadata.ll Implement -frecord-command-line (-frecord-gcc-switches) 2018-12-14 15:38:15 +00:00
commute-3dnow.ll
commute-blend-avx2.ll
commute-blend-sse41.ll
commute-clmul.ll
commute-fcmp.ll
commute-intrinsic.ll
commute-two-addr.ll
commute-vpclmulqdq-avx.ll
commute-vpclmulqdq-avx512.ll
commute-xop.ll [X86] Auto upgrade VPCOM/VPCOMU intrinsics to generic integer comparisons 2019-01-20 19:27:40 +00:00
commuted-blend-mask.ll
compact-unwind.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
compare-add.ll
compare-global.ll
compare-inf.ll
compare_folding.ll
compiler_used.ll
complex-asm.ll
complex-fastmath.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
complex-fca.ll
compress_expand.ll [X86] Update masked expandload/compressstore test names 2018-11-14 22:44:08 +00:00
computeKnownBits_urem.ll
condbr_if.ll [X86] Disable Condbr_merge pass 2018-11-16 19:35:00 +00:00
condbr_switch.ll [X86] Disable Condbr_merge pass 2018-11-16 19:35:00 +00:00
conditional-indecrement.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
conditional-tailcall-samedest.mir
conditional-tailcall.ll
consecutive-load-shuffle.ll [SelectionDAG] Teach BaseIndexOffset::match to unwrap the base after looking through an add/or 2018-11-26 20:16:33 +00:00
const-base-addr.ll
constant-combines.ll
constant-hoisting-and.ll
constant-hoisting-bfi.ll
constant-hoisting-cmp.ll
constant-hoisting-optnone.ll
constant-hoisting-shift-immediate.ll
constant-pool-remat-0.ll
constant-pool-sharing.ll
constpool.ll
constructor.ll
convert-2-addr-3-addr-inc64.ll
copy-eflags.ll [x86] try to make test immune to better div optimization; NFCI 2018-10-30 20:46:23 +00:00
copy-propagation.ll
copysign-constant-magnitude.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
cpus-amd-no-x86_64.ll Further split cpus test 2018-10-26 23:50:23 +00:00
cpus-amd.ll Split invocations in CodeGen/X86/cpus.ll among multiple tests. (NFC) 2018-09-28 12:08:51 +00:00
cpus-intel-no-x86_64.ll Further split cpus test 2018-10-26 23:50:23 +00:00
cpus-intel.ll [X86] Add cascade lake arch in X86 target. 2018-11-27 18:05:00 +00:00
cpus-no-x86_64.ll Further split cpus test 2018-10-26 23:50:23 +00:00
cpus-other.ll Split invocations in CodeGen/X86/cpus.ll among multiple tests. (NFC) 2018-09-28 12:08:51 +00:00
crash-O0.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
crash-lre-eliminate-dead-def.ll
crash-nosse.ll
crash.ll
critical-anti-dep-breaker.ll
critical-edge-split-2.ll
cse-add-with-overflow.ll
cstring.ll
ctor-priority-coff.ll [COFF] Implement llvm.global_ctors priorities for MSVC COFF targets 2018-09-07 23:07:55 +00:00
ctpop-combine.ll
cvt16.ll
cvtv2f32.ll [DAGCombiner] Remove reduceBuildVecConvertToConvertBuildVec and rely on the vectorizers instead (PR35732) 2018-11-02 11:06:18 +00:00
cxx_tlscc64.ll
dag-fmf-cse.ll
dag-merge-fast-accesses.ll
dag-optnone.ll
dag-rauw-cse.ll
dag-update-nodetomatch.ll
dagcombine-and-setcc.ll
dagcombine-buildvector.ll
dagcombine-cse.ll [X86] SimplifyDemandedVectorEltsForTargetNode - remove identity target shuffles before simplifying inputs 2018-09-29 18:15:26 +00:00
dagcombine-select.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
dagcombine-shifts.ll
dagcombine-unsafe-math.ll
darwin-bzero.ll
darwin-no-dead-strip.ll
darwin-preemption.ll
darwin-quote.ll
darwin-tls.ll
dbg-baseptr.ll
dbg-changes-codegen-branch-folding.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
dbg-changes-codegen-branch-folding2.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
dbg-changes-codegen.ll
dbg-combine.ll
dbg-line-0-no-discriminator.ll
dbg-value-superreg-copy.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
debug-loclists.ll llvm-dwarfdump: Remove extraneous space between '(' and 'indexed' 2018-12-22 08:43:08 +00:00
debug-nodebug-crash.ll
debuginfo-locations-dce.ll Fix line endings. NFCI. 2018-09-15 14:20:53 +00:00
debugloc-argsize.ll
debugloc-no-line-0.ll
deopt-bundles.ll
deopt-intrinsic-cconv.ll
deopt-intrinsic.ll
disable-tail-calls.ll
discontiguous-loops.ll
discriminate-mem-ops.ll [llvm] Opt-in flag for X86DiscriminateMemOps 2019-01-25 21:49:54 +00:00
div-rem-simplify.ll
div8.ll
divide-by-constant.ll [DAGCombiner] After performing the division by constant optimization for a DIV or REM node, replace the users of the corresponding REM or DIV node if it exists. 2019-01-02 18:19:07 +00:00
divide-windows-itanium.ll
divrem.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
divrem8_ext.ll Fixes removal of dead elements from PressureDiff (PR37252). 2018-09-26 10:42:41 +00:00
dllexport-x86_64.ll
dllexport.ll
dllimport-x86_64.ll
dllimport.ll
dollar-name.ll
domain-reassignment-implicit-def.ll
domain-reassignment-test.ll
domain-reassignment.mir
dont-trunc-store-double-to-float.ll
dropped_constructor.ll
dwarf-comp-dir.ll
dwarf-eh-prepare.ll
dwarf-headers.ll [DWARFv5] Emit split type units in .debug_info.dwo. 2018-11-12 16:55:11 +00:00
dwarf-split-line-1.ll [DWARFv5] Emit split type units in .debug_info.dwo. 2018-11-12 16:55:11 +00:00
dwarf-split-line-2.ll [DWARFv5] Emit split type units in .debug_info.dwo. 2018-11-12 16:55:11 +00:00
dyn-stackalloc.ll
dyn_alloca_aligned.ll
dynamic-alloca-in-entry.ll
dynamic-alloca-lifetime.ll
dynamic-allocas-VLAs.ll
dynamic-regmask.ll
early-cfi-sections.ll
early-ifcvt-crash.ll [X86] Make Feature64Bit useful 2018-08-30 06:01:05 +00:00
early-ifcvt.ll
eh-frame-unreachable.ll
eh-label.ll
eh-nolandingpads.ll
eh-null-personality.ll
eh-unknown.ll
eh_frame.ll
eip-addressing-i386.ll [X86][Assembler] Allow %eip as a register in 32-bit mode for .cfi directives. 2018-09-06 02:03:14 +00:00
element-wise-atomic-memory-intrinsics.ll
elf-associated.ll
elf-comdat.ll
elf-comdat2.ll
emit-big-cst.ll
empty-function.ll
empty-functions.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
empty-struct-return-type.ll
emutls-pic.ll
emutls-pie.ll
emutls.ll
emutls_generic.ll
epilogue-cfi-fp.ll
epilogue-cfi-no-fp.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
epilogue.ll
equiv_with_fndef.ll
equiv_with_vardef.ll
evex-to-vex-compress.mir
exception-label.ll
exedeps-movq.ll
exedepsfix-broadcast.ll
expand-opaque-const.ll
expand-post-ra-pseudo.mir ExpandPostRAPseudos: Fix alldefsAreDead() not removing operands 2018-10-09 00:07:34 +00:00
expand-vr64-gr64-copy.mir
extend-set-cc-uses-dbg.ll
extend.ll
extended-fma-contraction.ll
extern_weak.ll
extmul64.ll
extmul128.ll
extract-bits.ll X86DAGToDAGISel::matchBitExtract() with truncation (PR36419) 2019-01-15 21:31:18 +00:00
extract-combine.ll
extract-concat.ll [X86] Autogenerate complete checks. NFC 2018-11-06 00:31:27 +00:00
extract-extract.ll
extract-fp.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
extract-insert.ll [DAGCombiner] reduce insert+bitcast+extract vector ops to truncate (PR39016) 2018-10-21 20:13:29 +00:00
extract-lowbits.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
extract-store.ll
extractelement-from-arg.ll
extractelement-index.ll
extractelement-legalization-cycle.ll
extractelement-legalization-store-ordering.ll
extractelement-load.ll [DAGCombiner] after simplifying demanded elements of vector operand of extract, revisit the extract; 2nd try 2018-12-13 17:05:01 +00:00
extractelement-shuffle.ll
extractps.ll
f16c-intrinsics-fast-isel.ll
f16c-intrinsics.ll
f16c-schedule.ll [X86] Fix VZEROUPPER scheduling info on SNB,HSW,BDW,SXL,SKX. 2018-11-09 09:49:06 +00:00
fabs.ll
fadd-combines.ll [DAGCombiner] allow undef elts in vector fadd matching 2018-10-07 16:30:42 +00:00
fast-cc-callee-pops.ll
fast-cc-merge-stack-adj.ll
fast-cc-pass-in-regs.ll
fast-isel-abort-warm.ll
fast-isel-agg-constant.ll
fast-isel-args-fail.ll
fast-isel-args-fail2.ll
fast-isel-args.ll
fast-isel-atomic.ll
fast-isel-avoid-unnecessary-pic-base.ll
fast-isel-bail.ll
fast-isel-bc.ll
fast-isel-bitcasts-avx.ll
fast-isel-bitcasts-avx512.ll
fast-isel-bitcasts.ll
fast-isel-branch_weights.ll
fast-isel-call-bool.ll
fast-isel-call-cleanup.ll
fast-isel-call.ll
fast-isel-cmp-branch.ll
fast-isel-cmp-branch2.ll
fast-isel-cmp-branch3.ll
fast-isel-cmp.ll
fast-isel-constant.ll
fast-isel-constpool.ll
fast-isel-constrain-store-indexreg.ll
fast-isel-deadcode.ll
fast-isel-divrem-x86-64.ll
fast-isel-divrem.ll
fast-isel-double-half-convertion.ll
fast-isel-emutls.ll
fast-isel-expect.ll
fast-isel-extract.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
fast-isel-float-half-convertion.ll
fast-isel-fneg.ll
fast-isel-fold-mem.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
fast-isel-fptrunc-fpext.ll
fast-isel-gc-intrinsics.ll
fast-isel-gep.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
fast-isel-gv.ll
fast-isel-i1.ll
fast-isel-int-float-conversion-x86-64.ll
fast-isel-int-float-conversion.ll
fast-isel-load-i1.ll
fast-isel-mem.ll
fast-isel-movsbl-indexreg.ll
fast-isel-nontemporal.ll
fast-isel-noplt-pic.ll
fast-isel-ret-ext.ll
fast-isel-select-cmov.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
fast-isel-select-cmov2.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
fast-isel-select-cmp.ll
fast-isel-select-pseudo-cmov.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
fast-isel-select-sse.ll
fast-isel-select.ll
fast-isel-sext-zext.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
fast-isel-sext.ll
fast-isel-shift.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
fast-isel-sse12-fptoint.ll
fast-isel-stackcheck.ll
fast-isel-store.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
fast-isel-tailcall.ll
fast-isel-tls.ll
fast-isel-trunc-kill-subreg.ll
fast-isel-uint-float-conversion-x86-64.ll
fast-isel-uint-float-conversion.ll
fast-isel-vecload.ll
fast-isel-x32.ll
fast-isel-x86-64.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
fast-isel-x86.ll
fast-isel.ll
fastcall-correct-mangling.ll
fastcc-2.ll
fastcc-byval.ll
fastcc-sret.ll
fastcc.ll
fastcc3struct.ll
fastisel-gep-promote-before-add.ll
fastisel-softfloat.ll
fastmath-float-half-conversion.ll
fcmove.ll
fdiv-combine.ll [X86] Regenerate test checks in preparation for a patch. NFC 2018-11-05 19:45:37 +00:00
fdiv.ll
fentry-insertion.ll [CodeGen] Remove operands from FENTRY_CALL 2018-10-25 21:12:15 +00:00
field-extract-use-trunc.ll
fildll.ll
file-directive.ll
file-source-filename.ll
finite-libcalls.ll
fixed-stack-di-mir.ll
fixup-bw-copy.ll [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEA 2018-12-12 17:58:27 +00:00
fixup-bw-copy.mir
fixup-bw-inst.ll
fixup-bw-inst.mir
fixup-lea.ll
flags-copy-lowering.mir [X86] In EFLAGS copy pass, don't emit EXTRACT_SUBREG instructions since we're after peephole 2018-08-16 21:54:02 +00:00
float-asmprint.ll
float-conv-elim.ll
floor-soft-float.ll
fltused.ll Fix emission of _fltused for MSVC. 2019-01-24 18:34:00 +00:00
fltused_function_pointer.ll Fix emission of _fltused for MSVC. 2019-01-24 18:34:00 +00:00
fltused_math.ll Fix emission of _fltused for MSVC. 2019-01-24 18:34:00 +00:00
fma-commute-x86.ll
fma-do-not-commute.ll
fma-fneg-combine.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
fma-intrinsics-canonical.ll
fma-intrinsics-fast-isel.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
fma-intrinsics-phi-213-to-231.ll
fma-intrinsics-x86-upgrade.ll
fma-intrinsics-x86.ll
fma-phi-213-to-231.ll
fma-scalar-combine.ll
fma-scalar-memfold.ll
fma-schedule.ll [X86] Fix VZEROUPPER scheduling info on SNB,HSW,BDW,SXL,SKX. 2018-11-09 09:49:06 +00:00
fma.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
fma4-commute-x86.ll
fma4-fneg-combine.ll
fma4-intrinsics-x86-upgrade.ll
fma4-intrinsics-x86.ll
fma4-intrinsics-x86_64-folded-load.ll
fma4-scalar-memfold.ll
fma4-schedule.ll [X86] Fix VZEROUPPER scheduling info on SNB,HSW,BDW,SXL,SKX. 2018-11-09 09:49:06 +00:00
fma_patterns.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
fma_patterns_wide.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
fmaddsub-combine.ll
fmaxnum.ll
fmf-flags.ll [X86] Autogenerate complete checks. NFC 2019-01-23 18:25:49 +00:00
fmf-propagation.ll
fminnum.ll
fmsubadd-combine.ll
fmul-combines.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
fnabs.ll
fold-add.ll
fold-and-shift.ll
fold-call-2.ll
fold-call-3.ll
fold-call-oper.ll
fold-call.ll
fold-imm.ll
fold-load-binops.ll
fold-load-unops.ll
fold-load-vec.ll [X86] Type legalize v2f32 loads by using an f64 load and a scalar_to_vector. 2018-10-11 20:36:06 +00:00
fold-load.ll [X86] Autogenerate complete checks. NFC 2018-12-16 18:35:54 +00:00
fold-mul-lohi.ll
fold-pcmpeqd-1.ll
fold-pcmpeqd-2.ll
fold-push.ll
fold-rmw-ops.ll
fold-sext-trunc.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
fold-tied-op.ll
fold-vector-bv-crash.ll
fold-vector-sext-crash.ll
fold-vector-sext-crash2.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
fold-vector-sext-zext.ll [TargetLowering] Fix propagation of undefs in zero extension ops (PR40091) 2018-12-19 13:37:59 +00:00
fold-vector-shl-crash.ll
fold-vector-shuffle-crash.ll
fold-vector-trunc-sitofp.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
fold-vex.ll [X86] Autogenerate checks. NFC 2018-10-15 05:31:24 +00:00
fold-xmm-zero.ll
fold-zext-trunc.ll
fops-windows-itanium.ll
force-align-stack-alloca.ll
force-align-stack.ll
fp-arith.ll
fp-cvt.ll [TargetLowering] expandFP_TO_UINT - avoid FPE due to out of range conversion (PR17686) 2018-12-04 11:21:30 +00:00
fp-double-rounding.ll
fp-elim-and-no-fp-elim.ll
fp-elim.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
fp-fast.ll
fp-fold.ll
fp-immediate-shorten.ll
fp-in-intregs.ll
fp-intrinsics.ll [FPEnv] Support constrained FREM intrinsic 2018-08-20 19:28:56 +00:00
fp-load-trunc.ll
fp-logic-replace.ll
fp-logic.ll [DAGCombiner] Expand combining of FP logical ops to sign-setting FP ops 2018-10-09 23:20:11 +00:00
fp-select-cmp-and.ll
fp-stack-2results.ll
fp-stack-O0-crash.ll
fp-stack-O0.ll
fp-stack-compare-cmov.ll
fp-stack-compare.ll
fp-stack-direct-ret.ll
fp-stack-ret-conv.ll
fp-stack-ret-store.ll
fp-stack-ret.ll
fp-stack-retcopy.ll
fp-stack-set-st1.ll
fp-stack.ll
fp-trunc.ll
fp-undef.ll [SelectionDAG] fold constant with undef vector per element 2018-12-02 13:48:42 +00:00
fp-une-cmp.ll
fp2sint.ll
fp128-calling-conv.ll
fp128-cast.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
fp128-compare.ll [X86] Regenerate test checks in preparation for a patch. NFC 2018-11-05 19:45:37 +00:00
fp128-extract.ll
fp128-g.ll
fp128-i128.ll [DAGCombiner] Reduce load widths of shifted masks 2018-08-21 10:26:59 +00:00
fp128-libcalls.ll
fp128-load.ll
fp128-select.ll
fp128-store.ll
fp_constant_op.ll
fp_load_cast_fold.ll
fp_load_fold.ll
fpcmp-soft-fp.ll
fpstack-debuginstr-kill.ll Remove irrelevant references to legacy git repositories from 2019-01-15 16:18:52 +00:00
fptosi-constant.ll
frame-base.ll
frame-lowering-debug-intrinsic-2.ll
frame-lowering-debug-intrinsic.ll
frame-order.ll
frameaddr.ll
frameregister.ll
frem-msvc32.ll
fsgsbase-schedule.ll
fsgsbase.ll
fshl.ll [X86] Lower to SHLD/SHRD on slow machines for optsize 2018-12-15 19:43:44 +00:00
fshr.ll [X86] Lower to SHLD/SHRD on slow machines for optsize 2018-12-15 19:43:44 +00:00
fsxor-alignment.ll
ftrunc.ll [VectorLegalizer] Enable TargetLowering::expandFP_TO_UINT support. 2018-10-28 13:07:25 +00:00
full-lsr.ll
funclet-layout.ll
function-alias.ll
function-subtarget-features-2.ll
function-subtarget-features.ll
funnel-shift-rot.ll [SelectionDAGBuilder] Enable funnel shift building to custom rotates 2018-12-20 14:56:44 +00:00
funnel-shift.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
ga-offset.ll
ga-offset2.ll
gather-addresses.ll [X86] Move promotion of vector and/or/xor from legalization to DAG combine 2018-10-15 01:51:58 +00:00
gcc_except_table.ll
gcc_except_table_functions.ll
gep-expanded-vector.ll
getelementptr.ll [CGP] Fix GEP issue with out of range APInt constant values not fitting in int64_t 2018-08-13 12:10:09 +00:00
gfni-intrinsics.ll
ghc-cc.ll
ghc-cc64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
global-access-pie-copyrelocs.ll
global-access-pie.ll
global-fill.ll
global-sections-comdat.ll
global-sections-tls.ll
global-sections.ll
gnu-seh-nolpads.ll
gpr-to-mask.ll
greedy_regalloc_bad_eviction_sequence.ll
gs-fold.ll
h-register-addressing-32.ll
h-register-addressing-64.ll
h-register-store.ll
h-registers-0.ll
h-registers-1.ll
h-registers-2.ll
h-registers-3.ll
haddsub-2.ll [x86] use 'nounwind' to remove test noise; NFC 2019-01-09 17:29:18 +00:00
haddsub-3.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
haddsub-shuf.ll [x86] add and use fast horizontal vector math subtarget feature 2018-10-12 16:41:02 +00:00
haddsub-undef.ll [x86] lower extracted add/sub to horizontal vector math 2019-01-14 18:44:02 +00:00
haddsub.ll [x86] lower extracted fadd/fsub to horizontal vector math; 2nd try 2019-01-04 17:48:13 +00:00
half.ll [Legalizer] Use correct ValueType of SELECT_CC node during Float promotion 2019-01-11 18:46:02 +00:00
handle-move.ll
hhvm-cc.ll
hidden-vis-2.ll
hidden-vis-3.ll
hidden-vis-4.ll
hidden-vis-pic.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
hidden-vis.ll
hipe-cc.ll
hipe-cc64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
hipe-prologue.ll
hoist-common.ll
hoist-invariant-load.ll
hoist-spill-lpad.ll
hoist-spill.ll DAG combiner: fold (select, C, X, undef) -> X 2018-11-16 23:13:38 +00:00
horizontal-reduce-smax.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
horizontal-reduce-smin.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
horizontal-reduce-umax.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
horizontal-reduce-umin.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
horizontal-shuffle.ll
huge-stack-offset.ll
huge-stack-offset2.ll
i1narrowfail.ll
i2k.ll
i16lshr8pat.ll [X86][NFC] Replace "<%s" with "< %s" in run-lines. 2019-01-27 15:36:35 +00:00
i64-mem-copy.ll [DAGCombiner] look through bitcasts when trying to narrow vector binops 2018-11-20 22:26:35 +00:00
i64-to-float.ll [X86] When lowering unsigned v2i64 setcc without SSE42, flip the sign bits in the v2i64 type then bitcast to v4i32. 2018-10-09 19:05:50 +00:00
i128-and-beyond.ll
i128-immediate.ll
i128-mul.ll [X86] Don't emit MULX by default with BMI2 2018-12-12 21:21:31 +00:00
i128-ret.ll
i128-sdiv.ll
i256-add.ll Regenerate test 2018-10-26 12:33:56 +00:00
i386-setjmp-pic.ll
i386-shrink-wrapping.ll [DAGCombine] Improve Load-Store Forwarding 2018-10-10 14:15:52 +00:00
i386-tlscall-fastregalloc.ll
i486-fence-loop.ll
i686-win-shrink-wrapping.ll
iabs.ll [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEA 2018-12-12 17:58:27 +00:00
icall-branch-funnel.ll [X86] Enable the MachineVerifier by default 2018-10-29 16:57:43 +00:00
icmp-opt.ll
ident-metadata.ll
ifunc-asm.ll
illegal-bitfield-loadstore.ll
illegal-insert.ll
illegal-vector-args-return.ll
immediate_merging.ll
immediate_merging64.ll
implicit-null-check-negative.ll
implicit-null-check.ll
implicit-null-checks.mir
implicit-null-chk-reg-rewrite.mir
implicit-use-spill.mir
imul-lea-2.ll
imul-lea.ll
imul.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
inalloca-ctor.ll
inalloca-invoke.ll
inalloca-regparm.ll
inalloca-stdcall.ll
inalloca.ll
inconsistent_landingpad.ll [X86][NFC] Replace "<%s" with "< %s" in run-lines. 2019-01-27 15:36:35 +00:00
indirect-branch-tracking.ll [X86] Enable the MachineVerifier by default 2018-10-29 16:57:43 +00:00
indirect-hidden.ll
init-priority.ll
inline-0bh.ll
inline-asm-2addr.ll
inline-asm-A-constraint.ll
inline-asm-R-constraint.ll
inline-asm-avx-v-constraint-32bit.ll
inline-asm-avx-v-constraint.ll
inline-asm-avx512f-v-constraint.ll
inline-asm-avx512vl-v-constraint-32bit.ll
inline-asm-avx512vl-v-constraint.ll
inline-asm-bad-constraint-n.ll
inline-asm-bad-modifier.ll
inline-asm-duplicated-constraint.ll
inline-asm-error.ll
inline-asm-flag-clobber.ll
inline-asm-fpstack.ll
inline-asm-h.ll
inline-asm-modifier-V.ll
inline-asm-modifier-n.ll
inline-asm-modifier-q.ll
inline-asm-mrv.ll
inline-asm-out-regs.ll
inline-asm-pic.ll
inline-asm-ptr-cast.ll [X86][NFC] Replace "<%s" with "< %s" in run-lines. 2019-01-27 15:36:35 +00:00
inline-asm-q-regs.ll
inline-asm-sp-clobber-memcpy.ll
inline-asm-stack-realign.ll
inline-asm-stack-realign2.ll
inline-asm-stack-realign3.ll
inline-asm-tied.ll
inline-asm-x-scalar.ll
inline-asm.ll
inline-sse.ll
inlineasm-sched-bug.ll [X86][NFC] Replace "<%s" with "< %s" in run-lines. 2019-01-27 15:36:35 +00:00
inreg.ll
ins_split_regalloc.ll
ins_subreg_coalesce-1.ll
ins_subreg_coalesce-2.ll
ins_subreg_coalesce-3.ll
insert-into-constant-vector.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
insert-loaded-scalar.ll [x86] try harder to use broadcast to load a scalar into vector reg 2018-08-25 14:56:05 +00:00
insert-positions.ll
insert-prefetch-inline.afdo Revert "Revert r347596 "Support for inserting profile-directed cache prefetches"" 2018-11-30 01:01:52 +00:00
insert-prefetch-inline.ll [llvm] Opt-in flag for X86DiscriminateMemOps 2019-01-25 21:49:54 +00:00
insert-prefetch-invalid-instr.afdo Revert "Revert r347596 "Support for inserting profile-directed cache prefetches"" 2018-11-30 01:01:52 +00:00
insert-prefetch-invalid-instr.ll [llvm] Opt-in flag for X86DiscriminateMemOps 2019-01-25 21:49:54 +00:00
insert-prefetch-other.afdo Revert "Revert r347596 "Support for inserting profile-directed cache prefetches"" 2018-11-30 01:01:52 +00:00
insert-prefetch.afdo Revert "Revert r347596 "Support for inserting profile-directed cache prefetches"" 2018-11-30 01:01:52 +00:00
insert-prefetch.ll [llvm] Opt-in flag for X86DiscriminateMemOps 2019-01-25 21:49:54 +00:00
insertelement-copytoregs.ll
insertelement-duplicates.ll
insertelement-legalize.ll
insertelement-ones.ll [X86][SSE] Add lowerVectorShuffleAsByteRotateAndPermute (PR39387) 2018-11-12 21:12:38 +00:00
insertelement-shuffle.ll
insertelement-var-index.ll [SelectionDAG][x86] turn insertelement into undef with variable index into splat 2018-08-26 18:20:41 +00:00
insertelement-zero.ll
insertps-O0-bug.ll
insertps-combine.ll [X86][SSE] Add selective commutation support for insertps (PR40340) 2019-01-22 12:17:48 +00:00
insertps-from-constantpool.ll
insertps-unfold-load-bug.ll
instr-symbols.mir [x86] Fix test breaking on Darwin after r339962 2018-08-17 14:47:01 +00:00
int-intrinsic.ll
intersect-fma-fmf.ll Guard FMF context by excluding some FP operators from FPMathOperator 2018-09-12 21:09:59 +00:00
interval-update-remat.ll
invalid-liveness.mir
invalid-shift-immediate.ll
invpcid-intrinsic.ll
ipra-inline-asm.ll
ipra-local-linkage.ll
ipra-reg-alias.ll [x86] promote all multiply i8 by constant to i32 2018-11-26 15:22:30 +00:00
ipra-reg-usage.ll
ipra-transform.ll
is-constant.ll Add support for llvm.is.constant intrinsic (PR4898) 2018-11-07 15:24:12 +00:00
isel-optnone.ll
isel-sink.ll
isel-sink2.ll
isel-sink3.ll
isint.ll
isnan.ll
isnan2.ll
ispositive.ll
jump_sign.ll
known-bits-vector.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
known-bits.ll [SelectionDAG] Add FSHL/FSHR support to computeKnownBits 2018-12-16 13:33:37 +00:00
known-signbits-vector.ll [X86] Add INSERT_SUBVECTOR to ComputeNumSignBits 2019-01-04 20:50:59 +00:00
kshift.ll [X86] Add support for turning vXi1 shuffles into KSHIFTL/KSHIFTR. 2018-08-31 17:17:21 +00:00
label-annotation.ll
label-redefinition.ll
lack-of-signed-truncation-check.ll [X86] Don't promote i16 compares to i32 if the immediate will fit in 8 bits. 2018-10-05 18:13:36 +00:00
lakemont.ll
large-code-model-isel.ll
large-constants.ll
large-gep-chain.ll
large-gep-scale.ll
large-global.ll
large-pic-string.ll [ELF] Fix large code model MIR verifier errors 2018-10-24 22:57:28 +00:00
late-address-taken.ll
late-remat-update-2.mir [RegisterCoalescer] dst register's live interval needs to be updated when 2019-01-08 00:26:11 +00:00
late-remat-update.mir
ldzero.ll
lea-2.ll
lea-3.ll
lea-4.ll
lea-5.ll
lea-opt-cse1.ll
lea-opt-cse2.ll
lea-opt-cse3.ll
lea-opt-cse4.ll
lea-opt-memop-check-1.ll
lea-opt-memop-check-2.ll
lea-opt-with-debug.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
lea-opt.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
lea-recursion.ll
lea.ll
lea32-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
lea64-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
leaFixup32.mir
leaFixup64.mir
leaf-fp-elim.ll
legalize-fmp-oeq-vector-select.ll
legalize-libcalls.ll
legalize-shift-64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
legalize-shift.ll
legalize-shl-vec.ll [x86] make test immune to oversized shift simplification 2018-11-23 19:45:29 +00:00
legalize-sub-zero-2.ll
legalize-sub-zero.ll
legalize-types-remapid.ll
legalizedag_vec.ll
libcall-sret.ll
licm-dominance.ll
licm-nested.ll
licm-regpressure.ll
licm-symbol.ll
limit-split-cost.mir
limited-prec.ll
linux-preemption.ll
lit.local.cfg
live-out-reg-info.ll
live-range-nosubreg.ll
liveness-local-regalloc.ll
llc-override-mcpu-mattr.ll
llc-print-machineinstrs.mir [llc] Error out when -print-machineinstrs is used with an unknown pass 2018-10-30 12:07:18 +00:00
llc-start-stop-instance.ll Move llc-start-stop-instance to x86 2018-12-04 18:19:08 +00:00
load-combine-dbg.ll
load-combine.ll [DAGCombiner] allow narrowing of add followed by truncate 2018-12-22 17:10:31 +00:00
load-scalar-as-vector.ll [x86] promote all multiply i8 by constant to i32 2018-11-26 15:22:30 +00:00
load-slice.ll
loadStore_vectorizer.ll
loc-remat.ll
local_stack_symbol_ordering.ll
localescape.ll
log2_not_readnone.ll
logical-load-fold.ll
long-setcc.ll
longlong-deadload.ll
loop-blocks.ll
loop-hoist.ll
loop-search.ll
loop-strength-reduce-2.ll
loop-strength-reduce-3.ll
loop-strength-reduce-crash.ll
loop-strength-reduce.ll
loop-strength-reduce2.ll
loop-strength-reduce4.ll
loop-strength-reduce5.ll
loop-strength-reduce6.ll
loop-strength-reduce7.ll
loop-strength-reduce8.ll
lower-bitcast.ll
lower-vec-shift-2.ll [X86][SSE] Avoid vector extraction/insertion for non-constant uniform shifts 2018-08-28 10:14:09 +00:00
lower-vec-shift.ll [SelectionDAG] Add FoldBUILD_VECTOR to simplify new BUILD_VECTOR nodes 2018-10-30 10:32:11 +00:00
lower-vec-shuffle-bug.ll
lrshrink.ll
lsr-crash-empty-uses.ll
lsr-delayed-fold.ll
lsr-i386.ll
lsr-interesting-step.ll
lsr-loop-exit-cond.ll [SchedModel] Fix for read advance cycles with implicit pseudo operands. 2018-10-30 15:04:40 +00:00
lsr-negative-stride.ll
lsr-nonaffine.ll
lsr-normalization.ll
lsr-overflow.ll
lsr-quadratic-expand.ll
lsr-redundant-addressing.ll
lsr-reuse-trunc.ll
lsr-reuse.ll
lsr-sort.ll
lsr-static-addr.ll
lsr-wrap.ll
lwp-intrinsics-x86_64.ll
lwp-intrinsics.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
lwp-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
lzcnt-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
lzcnt-tzcnt.ll
lzcnt-zext-cmp.ll
lzcnt.ll
machine-combiner-int-vec.ll
machine-combiner-int.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
machine-combiner.ll
machine-copy-prop.mir
machine-cp-debug.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
machine-cp.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
machine-cse.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
machine-outliner-debuginfo.ll
machine-outliner-disubprogram.ll
machine-outliner-noredzone.ll
machine-outliner-tailcalls.ll
machine-outliner.ll
machine-region-info.mir
machine-sink-and-implicit-null-checks.ll
machine-sink.ll
machine-trace-metrics-crash.ll [X86] Regenerate test checks in preparation for a patch. NFC 2018-11-05 19:45:37 +00:00
machinesink-merge-debuginfo.ll
machinesink-null-debuginfo.ll
macho-comdat.ll
macho-trap.ll
madd.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
mangle-question-mark.ll
mask-negated-bool.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
masked-iv-safe.ll
masked-iv-unsafe.ll
masked_gather.ll [X86][SSE] Add some generic masked gather codegen tests 2018-11-18 14:35:57 +00:00
masked_gather_scatter.ll [X86] Change vXi1 extract_vector_elt lowering to be legal if the index is 0. Add DAG combine to turn scalar_to_vector+extract_vector_elt into extract_subvector. 2019-01-11 05:44:56 +00:00
masked_gather_scatter_widen.ll [ScalarizeMaskedMemIntrin] Don't emit 'icmp eq i1 %x, 1' to check mask values. That's just %x so use that directly. 2018-09-27 18:01:48 +00:00
masked_load.ll Revert r352255 "[SelectionDAG][X86] Don't use SEXTLOAD for promoting masked loads in the type legalizer" 2019-01-26 02:44:58 +00:00
masked_store.ll [DAGCombiner] after simplifying demanded elements of vector operand of extract, revisit the extract; 2nd try 2018-12-13 17:05:01 +00:00
masked_store_trunc.ll [X86] Combine masked store and truncate into masked truncating stores. 2019-01-25 18:37:36 +00:00
masked_store_trunc_ssat.ll [X86] Combine masked store and truncate into masked truncating stores. 2019-01-25 18:37:36 +00:00
masked_store_trunc_usat.ll [X86] Combine masked store and truncate into masked truncating stores. 2019-01-25 18:37:36 +00:00
maskmovdqu.ll
materialize.ll
mature-mc-support.ll
mbp-false-cfg-break.ll
mcinst-avx-lowering.ll
mcinst-lowering.ll
mcu-abi.ll
mem-intrin-base-reg.ll
mem-promote-integers.ll
membarrier.ll
memcmp-mergeexpand.ll
memcmp-minsize.ll
memcmp-optsize.ll Re-land r349731 "[CodeGen][ExpandMemcmp] Add an option for allowing overlapping loads. 2018-12-20 13:01:04 +00:00
memcmp.ll Re-land r349731 "[CodeGen][ExpandMemcmp] Add an option for allowing overlapping loads. 2018-12-20 13:01:04 +00:00
memcpy-2.ll
memcpy-from-string.ll [CodeGen] Allow mempcy/memset to generate small overlapping stores. 2018-12-13 09:56:19 +00:00
memcpy-struct-by-value.ll
memcpy.ll
mempcpy-32.ll
mempcpy.ll
memset-2.ll [CodeGen] Allow mempcy/memset to generate small overlapping stores. 2018-12-13 09:56:19 +00:00
memset-3.ll
memset-nonzero.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
memset-sse-stack-realignment.ll
memset-zero.ll [CodeGen] Allow mempcy/memset to generate small overlapping stores. 2018-12-13 09:56:19 +00:00
memset.ll [SchedModel] Fix for read advance cycles with implicit pseudo operands. 2018-10-30 15:04:40 +00:00
memset64-on-x86-32.ll
merge-consecutive-loads-128.ll
merge-consecutive-loads-256.ll [X86] Type legalize v2f32 loads by using an f64 load and a scalar_to_vector. 2018-10-11 20:36:06 +00:00
merge-consecutive-loads-512.ll
merge-consecutive-stores-i1.ll
merge-consecutive-stores.ll
merge-sp-update-lea.ll
merge-sp-updates-cfi.ll
merge-store-constants.ll
merge-store-partially-alias-loads.ll
merge-vector-stores-scale-idx-crash.ll Revert "Revert r342183 "[DAGCombine] Fix crash when store merging created an extract_subvector with invalid index."" 2018-09-17 14:40:13 +00:00
merge_store.ll
merge_store_duplicated_loads.ll
mfence.ll
min-legal-vector-width.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
mingw-alloca.ll
mingw-comdats-xdata.ll
mingw-comdats.ll [mingw] Use unmangled name after the $ in the section name 2018-11-21 22:01:10 +00:00
mingw-refptr.ll [MinGW] [X86] Add stubs for references to data variables that might end up imported from a dll 2018-08-29 17:28:34 +00:00
misaligned-memset.ll
misched-aa-colored.ll
misched-aa-mmos.ll
misched-balance.ll
misched-code-difference-with-debug.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
misched-copy.ll
misched-crash.ll
misched-fusion.ll
misched-ilp.ll
misched-matmul.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
misched-matrix.ll
misched-new.ll
misched_phys_reg_assign_order.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
mmx-arg-passing-x86-64.ll
mmx-arg-passing.ll
mmx-arith.ll [X86] Add custom type legalization for v2i32/v4i16/v8i8->mmx bitcasts to avoid a store/load to/from the stack. 2018-12-02 05:46:50 +00:00
mmx-bitcast-fold.ll
mmx-bitcast.ll
mmx-build-vector.ll
mmx-coalescing.ll [DAGCombiner] reduce insert+bitcast+extract vector ops to truncate (PR39016) 2018-10-21 20:13:29 +00:00
mmx-copy-gprs.ll
mmx-cvt.ll
mmx-fold-load.ll
mmx-fold-zero.ll
mmx-intrinsics.ll
mmx-only.ll
mmx-schedule.ll [MC][X86] Correctly model additional operand latency caused by transfer delays from the integer to the floating point unit. 2019-01-23 16:35:07 +00:00
mod128.ll
movbe-schedule.ll
movbe.ll
movddup-load-fold.ll [x86] add load fold patterns for movddup with vzext_load 2018-12-22 16:59:02 +00:00
movdir-intrinsic-x86.ll
movdir-intrinsic-x86_64.ll
movfs.ll
movgs.ll
movmsk-cmp.ll [X86] Use two pmovmskbs in combineBitcastvxi1 for (i64 (bitcast (v64i1 (truncate (v64i8)))) on KNL. 2019-01-05 22:42:58 +00:00
movmsk.ll [X86][SSE] Add SimplifyDemandedBitsForTargetNode handling for MOVMSK 2018-12-04 16:52:32 +00:00
movntdq-no-avx.ll
movpc32-check.ll Remove irrelevant references to legacy git repositories from 2019-01-15 16:18:52 +00:00
movtopush.ll
movtopush.mir
movtopush64.ll
ms-inline-asm-avx512.ll
ms-inline-asm-redundant-clobber.ll [MachineInstr] In addRegisterKilled and addRegisterDead, don't remove operands from inline assembly instructions if they have an associated flag operand. 2018-09-13 20:51:27 +00:00
ms-inline-asm.ll
mul-constant-i8.ll [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEA 2018-12-12 17:58:27 +00:00
mul-constant-i16.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mul-constant-i32.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mul-constant-i64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mul-constant-result.ll
mul-i256.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mul-i512.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mul-i1024.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mul-legalize.ll
mul-remat.ll
mul-shift-reassoc.ll
mul64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mul128.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mul128_sext_loop.ll
muloti.ll [SelectionDAG] Improve the legalisation lowering of UMULO. 2018-08-16 18:39:39 +00:00
mult-alt-generic-i686.ll
mult-alt-generic-x86_64.ll
mult-alt-x86.ll
multiple-loop-post-inc.ll
multiple-return-values-cross-block.ll
mulvi32.ll [X86] Remove check that avoids creating PMULDQ with illegal types. Rely on SplitOpsAndApply to legalize it. 2018-12-27 03:37:04 +00:00
mulx32.ll [X86] Don't emit MULX by default with BMI2 2018-12-12 21:21:31 +00:00
mulx64.ll [X86] Don't emit MULX by default with BMI2 2018-12-12 21:21:31 +00:00
musttail-fastcall.ll
musttail-indirect.ll [X86] Add *SP to tailcall register class to fix verifier error 2018-10-24 21:09:34 +00:00
musttail-thiscall.ll [X86] Add *SP to tailcall register class to fix verifier error 2018-10-24 21:09:34 +00:00
musttail-varargs.ll [X86] Add *SP to tailcall register class to fix verifier error 2018-10-24 21:09:34 +00:00
musttail.ll
mwaitx-schedule.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
mwaitx.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
named-reg-alloc.ll
named-reg-notareg.ll
nancvt.ll
narrow-shl-cst.ll
narrow-shl-load.ll
narrow_op-1.ll
neg-shl-add.ll
neg_cmp.ll
neg_fp.ll
negate-add-zero.ll
negate-i1.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
negate-shift.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
negate.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
negative-offset.ll
negative-sin.ll
negative-stride-fptosi-user.ll
negative-subscript.ll
negative_zero.ll
new-remat.ll
newline-and-quote.ll
no-and8ri8.ll
no-cmov.ll
no-plt-libcalls.ll
no-plt.ll
no-prolog-kill.ll
no-sse2-avg.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
no-stack-arg-probe.ll
nobt.ll
nocf_check.ll
nocx16.ll
non-lazy-bind.ll
non-unique-sections.ll
non-value-mem-operand.mir
nonconst-static-ev.ll
nonconst-static-iv.ll
nontemporal-2.ll
nontemporal-loads.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
nontemporal.ll
noreturn-call.ll
norex-subreg.ll
nosse-error1.ll
nosse-error2.ll
nosse-varargs.ll
nosse-vector.ll
not-and-simplify.ll [DAGCombiner] form 'not' ops ahead of shifts (PR39657) 2018-11-22 19:24:10 +00:00
note-cet-property.ll Update the pr_datasz of .note.gnu.property section. 2019-01-04 21:25:01 +00:00
note-sections.ll
null-streamer.ll [X86] Fix MCNullStreamer support for modules with a CodeView flag 2018-11-15 15:17:15 +00:00
objc-gc-module-flags.ll
object-size.ll
oddshuffles.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
opaque-constant-asm.ll
opt-ext-uses.ll
opt-shuff-tstore.ll
opt_phis.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
opt_phis2.mir [CodeGen] Enhance machine PHIs optimization 2018-12-15 14:37:01 +00:00
optimize-max-0.ll
optimize-max-1.ll
optimize-max-2.ll
optimize-max-3.ll
or-address.ll
or-branch.ll
or-lea.ll
osx-private-labels.ll
overflow-intrinsic-setcc-fold.ll
overflow.ll
overlap-shift.ll
packed_struct.ll
packss.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
paddus.ll [X86] Move promotion of vector and/or/xor from legalization to DAG combine 2018-10-15 01:51:58 +00:00
palignr.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
parity.ll
partial-fold32.ll
partial-fold64.ll
pass-three.ll
patchable-prologue.ll [CodeGen] Remove out operands from PATCHABLE_OP 2018-10-26 13:37:25 +00:00
patchpoint-invoke.ll
patchpoint-verifiable.mir
patchpoint-webkit_jscc.ll
patchpoint.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
pause.ll
peep-setb.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
peep-test-0.ll
peep-test-1.ll
peep-test-2.ll
peep-test-3.ll
peep-test-4.ll
peephole-cvt-sse.ll
peephole-fold-movsd.ll
peephole-multiple-folds.ll
peephole-na-phys-copy-folding.ll
peephole-recurrence.mir
peephole.mir
personality.ll
personality_size.ll
phaddsub-extract.ll [x86] lower extracted add/sub to horizontal vector math 2019-01-14 18:44:02 +00:00
phaddsub-undef.ll [x86] lower extracted add/sub to horizontal vector math 2019-01-14 18:44:02 +00:00
phaddsub.ll [x86] move misplaced tests; NFC 2018-12-21 17:06:43 +00:00
phi-bit-propagation.ll
phi-immediate-factoring.ll
phielim-split.ll
phys-reg-local-regalloc.ll [SchedModel] Fix for read advance cycles with implicit pseudo operands. 2018-10-30 15:04:40 +00:00
phys_subreg_coalesce-2.ll
phys_subreg_coalesce-3.ll
phys_subreg_coalesce.ll
physreg-pairs-error.ll [X86] Fix register resizings for inline assembly register operands. 2018-09-13 20:33:56 +00:00
physreg-pairs.ll [X86] Fix register resizings for inline assembly register operands. 2018-09-13 20:33:56 +00:00
pic-load-remat.ll [X86] Update PADDSW/PSUBSW intrinsic usage with generic saturated intrinsics. 2018-12-20 11:14:56 +00:00
pic.ll
pic_jumptable.ll
pie.ll
pku.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
pmaddubsw.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
pmovext.ll
pmovsx-inreg.ll [X86] Don't mark SEXTLOAD from v4i8/v4i16/v8i8 as Custom on pre-sse4.1. 2018-12-30 03:05:07 +00:00
pmul.ll [X86] Add custom type legalization for SIGN_EXTEND_VECTOR_INREG from 16i16/v32i8 to v4i64 when v4i64 needs splitting. 2018-12-30 02:30:34 +00:00
pmulh.ll [X86] Allow pmulh to be formed from narrow vXi16 vectors under -x86-experimental-vector-widening-legalization 2018-11-14 18:16:21 +00:00
pmulld.ll
pointer-vector.ll
pop-stack-cleanup-msvc.ll
pop-stack-cleanup.ll
popcnt-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
popcnt.ll [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEA 2018-12-12 17:58:27 +00:00
post-ra-sched-with-debug.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
post-ra-sched.ll
postalloc-coalescing.ll
postra-ignore-dbg-instrs.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
postra-licm.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
pow.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
powi.ll
pr1462.ll
pr1489.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
pr1505.ll
pr1505b.ll
pr2177.ll
pr2182.ll
pr2326.ll
pr2585.ll
pr2656.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
pr2659.ll
pr2849.ll
pr2924.ll
pr2982.ll
pr3154.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
pr3216.ll
pr3241.ll
pr3243.ll
pr3244.ll
pr3250.ll
pr3317.ll
pr3366.ll
pr3457.ll
pr3522.ll
pr5145.ll [X86] Regenerate test checks in preparation for a patch. NFC 2018-11-05 19:45:37 +00:00
pr7882.ll
pr9127.ll
pr9517.ll
pr9743.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
pr10068.ll
pr10475.ll
pr10499.ll
pr10523.ll
pr10524.ll
pr10525.ll
pr10526.ll
pr11202.ll
pr11334.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
pr11415.ll
pr11468.ll
pr11985.ll [X86] Make Feature64Bit useful 2018-08-30 06:01:05 +00:00
pr11998.ll
pr12360.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
pr12889.ll
pr13209.ll
pr13220.ll
pr13458.ll
pr13577.ll [X86] Add initial SimplifyDemandedVectorEltsForTargetNode support 2018-09-19 18:11:34 +00:00
pr13859.ll
pr13899.ll
pr14088.ll
pr14098.ll
pr14161.ll
pr14204.ll
pr14314.ll
pr14333.ll
pr14562.ll
pr15267.ll
pr15296.ll
pr15309.ll
pr15705.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
pr15981.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
pr16031.ll
pr16360.ll
pr16807.ll
pr17546.ll
pr17631.ll
pr17764.ll
pr18014.ll
pr18054.ll
pr18162.ll
pr18344.ll
pr18846.ll
pr19049.ll
pr20011.ll
pr20012.ll
pr20020.ll
pr20088.ll
pr21099.ll
pr21792.ll
pr22019.ll
pr22103.ll
pr22338.ll
pr22774.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
pr22970.ll
pr23103.ll
pr23246.ll
pr23273.ll
pr23603.ll
pr23664.ll [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEA 2018-12-12 17:58:27 +00:00
pr24139.ll
pr24374.ll
pr24602.ll
pr25828.ll
pr26350.ll
pr26625.ll
pr26652.ll
pr26757.ll
pr26835.ll
pr26870.ll
pr27071.ll
pr27501.ll
pr27591.ll
pr27681.mir
pr28129.ll
pr28173.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
pr28444.ll [x86] make tests immune to improvements in undef handling 2018-11-18 15:27:19 +00:00
pr28472.ll
pr28489.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
pr28504.ll
pr28515.ll
pr28560.ll
pr28824.ll
pr29010.ll
pr29022.ll
pr29061.ll
pr29112.ll
pr29170.ll
pr29222.ll
pr30284.ll [SelectionDAG] simplify vector select with undef operand(s) 2018-11-19 17:06:05 +00:00
pr30290.ll
pr30430.ll RegAllocFast: Leave unassigned virtreg entries in map 2018-11-07 06:57:03 +00:00
pr30511.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
pr30562.ll
pr30813.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
pr30821.mir
pr31045.ll DAG combiner: fold (select, C, X, undef) -> X 2018-11-16 23:13:38 +00:00
pr31088.ll
pr31143.ll
pr31242.ll
pr31271.ll
pr31323.ll
pr31593.ll
pr31773.ll
pr31956.ll
pr32108.ll [DAGCombine] Improve Load-Store Forwarding 2018-10-10 14:15:52 +00:00
pr32241.ll
pr32256.ll
pr32278.ll
pr32282.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
pr32284.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
pr32329.ll [DAGCombiner] allow narrowing of add followed by truncate 2018-12-22 17:10:31 +00:00
pr32340.ll Revert r345165 "[X86] Bring back the MOV64r0 pseudo instruction" 2018-10-31 21:53:24 +00:00
pr32345.ll [DAGCombiner] allow narrowing of add followed by truncate 2018-12-22 17:10:31 +00:00
pr32368.ll
pr32420.ll
pr32451.ll
pr32484.ll
pr32515.ll
pr32588.ll [x86] regenerate checks; NFC 2018-11-27 15:52:17 +00:00
pr32610.ll DAG combiner: fold (select, C, X, undef) -> X 2018-11-16 23:13:38 +00:00
pr32659.ll
pr32907.ll
pr33290.ll [DAGCombiner] allow narrowing of add followed by truncate 2018-12-22 17:10:31 +00:00
pr33349.ll [X86] Change vXi1 extract_vector_elt lowering to be legal if the index is 0. Add DAG combine to turn scalar_to_vector+extract_vector_elt into extract_subvector. 2019-01-11 05:44:56 +00:00
pr33396.ll
pr33715.ll
pr33747.ll
pr33772.ll
pr33828.ll
pr33844.ll
pr33954.ll
pr33960.ll
pr34080-2.ll
pr34080.ll [X86] Make Feature64Bit useful 2018-08-30 06:01:05 +00:00
pr34088.ll
pr34137.ll [X86] Remove truncation handling from EmitTest. Replace it with a DAG combine. 2018-12-16 18:35:55 +00:00
pr34139.ll
pr34149.ll
pr34177.ll [X86] Regenerate test 2019-01-16 18:00:09 +00:00
pr34271-1.ll
pr34271.ll
pr34292.ll [X86] Add test case from PR34292 2019-01-26 13:56:53 +00:00
pr34381.ll [DAGCombiner] allow narrowing of add followed by truncate 2018-12-22 17:10:31 +00:00
pr34397.ll
pr34421.ll
pr34592.ll RegAllocFast: Leave unassigned virtreg entries in map 2018-11-07 06:57:03 +00:00
pr34605.ll [X86] Use DAG.getConstant instead of getZeroVector. 2018-11-11 07:24:36 +00:00
pr34629.ll
pr34634.ll
pr34653.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
pr34657.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
pr34855.ll
pr35272.ll
pr35316.ll
pr35399.ll
pr35443.ll [X86][AVX2] Enable ZERO_EXTEND_VECTOR_INREG lowering of 256-bit vectors 2018-10-08 18:40:50 +00:00
pr35636.ll [X86] Don't emit MULX by default with BMI2 2018-12-12 21:21:31 +00:00
pr35761.ll
pr35763.ll
pr35765.ll [DAGCombiner] allow narrowing of add followed by truncate 2018-12-22 17:10:31 +00:00
pr35918.ll [TargetLowering] Add ISD::EXTRACT_VECTOR_ELT support to SimplifyDemandedBits 2018-12-11 11:08:40 +00:00
pr35972.ll [X86] Emit SBB instead of SETCC_CARRY from LowerSELECT. Break false dependency on the SBB input. 2018-12-12 19:20:21 +00:00
pr35982.ll
pr36199.ll [DAGCombiner] look through bitcasts when trying to narrow vector binops 2018-11-20 22:26:35 +00:00
pr36274.ll
pr36312.ll
pr36553.ll
pr36602.ll
pr36865.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
pr37063.ll
pr37264.ll
pr37359.ll
pr37499.ll [X86] Add ISD nodes for masked truncate so we can properly represent when the output has more elements than the input due to needing to be 128 bits. 2019-01-12 00:55:27 +00:00
pr37820.ll
pr37826.ll
pr37879.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
pr37916.ll
pr38038.ll
pr38185.ll
pr38217.ll [DAGCombiner] After performing the division by constant optimization for a DIV or REM node, replace the users of the corresponding REM or DIV node if it exists. 2019-01-02 18:19:07 +00:00
pr38533.ll [DAGCombine] Improve Load-Store Forwarding 2018-10-10 14:15:52 +00:00
pr38539.ll [DAGCombiner] Improve X div/rem Y fold if single bit element type 2018-10-30 09:07:22 +00:00
pr38639.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
pr38738.ll [X86] Correctly use SSE registers if no-x87 is selected. 2018-10-03 14:13:30 +00:00
pr38743.ll [X86] Fix assert fails in pass X86AvoidSFBPass 2018-12-19 18:45:57 +00:00
pr38762.ll [DebugInfo][Dexter] Unreachable line stepped onto after SimplifyCFG. 2018-10-25 09:58:59 +00:00
pr38763.ll [DebugInfo][Dexter] Unreachable line stepped onto after SimplifyCFG. 2018-10-25 09:58:59 +00:00
pr38795.ll [RegAllocGreedy] IMPLICIT_DEF values shouldn't prefer registers 2018-12-14 14:07:57 +00:00
pr38803.ll [X86] Stop X86DomainReassignment from creating copies between GR8/GR16 physical registers and k-registers. 2018-10-01 07:08:41 +00:00
pr38819.ll [X86] Don't create FILD ISD nodes when X87 is disabled. 2018-09-25 00:16:57 +00:00
pr38865-2.ll [X86] Teach X86FastISel::X86SelectRet to use EAX for the sret pointer in GNUX32 2018-09-11 17:57:23 +00:00
pr38865-3.ll [X86] Fix inline expansion for memset in x32 2018-09-22 05:16:35 +00:00
pr38865.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
pr38952.mir [MachineSink][DebugInfo] Correctly sink DBG_VALUEs 2018-11-02 16:52:48 +00:00
pr39187-g.ll [DebugInfo] Remove un-necessary logic from HoistThenElseCodeToIf 2019-01-14 12:13:12 +00:00
pr39243.ll [DebugInfo][Dexter] Unreachable line stepped onto after SimplifyCFG. 2018-10-25 09:58:59 +00:00
pr39733.ll [X86] Correct 256 vpmovzx/vpmovsx isel patterns to check HasAVX2 instead of HasAVX to prevent fast-isel from using them incorrectly. 2018-11-21 01:39:38 +00:00
pr39896.ll [DebugInfo] Emit undef DBG_VALUEs when SDNodes are optimised out 2018-12-10 11:20:47 +00:00
pr39926.ll [X86] Fix AvoidStoreForwardingBlocks pass for negative displacements 2018-12-10 10:16:50 +00:00
pr40090.ll [X86] Add BSR to isUseDefConvertible. 2018-12-18 20:03:54 +00:00
pr40289-64bit.ll [X86] Avoid clobbering ESP/RSP in the epilogue. 2019-01-15 01:24:18 +00:00
pr40289.ll [X86] Avoid clobbering ESP/RSP in the epilogue. 2019-01-15 01:24:18 +00:00
pre-coalesce-2.ll
pre-coalesce.ll
pre-coalesce.mir
pre-ra-sched.ll
prefer-avx256-lzcnt.ll [X86][SSE] Remove unnecessary bit-and in pshufb vector ctlz (PR39703) 2018-11-19 18:40:59 +00:00
prefer-avx256-mask-extend.ll [X86] Allow LowerTRUNCATE to use PACKUS/PACKSS for v16i16->v16i8 truncate when -mprefer-vector-width-256 is in effect and BWI is not available. 2019-01-05 18:48:11 +00:00
prefer-avx256-mask-shuffle.ll [X86] Allow LowerTRUNCATE to use PACKUS/PACKSS for v16i16->v16i8 truncate when -mprefer-vector-width-256 is in effect and BWI is not available. 2019-01-05 18:48:11 +00:00
prefer-avx256-popcnt.ll
prefer-avx256-shift.ll
prefer-avx256-trunc.ll [X86] Lower v16i16->v8i16 truncate using an 'and' with 255, an extract_subvector, and a packuswb instruction. 2018-11-18 17:59:28 +00:00
prefer-avx256-wide-mul.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
prefetch.ll
prefixdata.ll
preserve_allcc64.ll
preserve_mostcc64.ll
private-2.ll
private.ll
prolog-push-seq.ll
prologue-epilogue-remarks.mir
prologuedata.ll
promote-assert-zext.ll
promote-i16.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
promote-trunc.ll
promote-vec3.ll [X86][SSE] Improve immediate vector shift known bits handling. 2018-12-17 22:09:47 +00:00
promote.ll
ps4-noreturn.ll
pseudo_cmov_lower.ll
pseudo_cmov_lower1.ll
pseudo_cmov_lower2.ll [X86] Regenerate test checks in preparation for a patch. NFC 2018-11-05 19:45:37 +00:00
pshufb-mask-comments.ll Recommit r344877 "[X86] Stop promoting integer loads to vXi64" 2018-10-22 22:14:05 +00:00
pshufd-combine-crash.ll
psubus.ll [X86][SSE] Add UNDEF handling to combineSelect ISD::USUBSAT matching (PR40083) 2019-01-27 21:01:23 +00:00
ptest.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
ptr-rotate.ll
ptrtoint-constexpr.ll
ptwrite32-intrinsic.ll
ptwrite64-intrinsic.ll
push-cfi-debug.ll
push-cfi-obj.ll
push-cfi.ll
ragreedy-bug.ll
ragreedy-hoist-spill.ll
ragreedy-last-chance-recoloring.ll
rd-mod-wr-eflags.ll [X86] Regenerate test to explicitly show branching and condition codes. 2019-01-27 12:38:09 +00:00
rdpid-schedule.ll
rdpid.ll
rdpmc.ll
rdrand-schedule.ll
rdrand-x86_64.ll
rdrand.ll
rdseed-schedule.ll
rdseed-x86_64.ll
rdseed.ll
rdtsc-upgrade.ll [X86] Modify the the rdtscp intrinsic to return values instead of taking a pointer argument 2018-09-07 19:14:15 +00:00
rdtsc.ll [X86] Modify the the rdtscp intrinsic to return values instead of taking a pointer argument 2018-09-07 19:14:15 +00:00
read-fp-no-frame-pointer.ll
recip-fastmath.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
recip-fastmath2.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
recip-pic.ll
red-zone.ll
red-zone2.ll
reduce-trunc-shl.ll [TargetLowering] Improve SimplifyDemandedVectorElts/SimplifyDemandedBits support 2018-11-20 12:02:16 +00:00
regalloc-advanced-split-cost.ll
regalloc-reconcile-broken-hints.ll
regalloc-spill-at-ehpad.ll
regcall-no-plt.ll
reghinting.ll
regparm.ll
regpressure.ll
rem.ll
rem_crash.ll
remat-constant.ll
remat-fold-load.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
remat-mov-0.ll
remat-phys-dead.ll
remat-scalar-zero.ll
replace-load-and-with-bzhi.ll
replace_unsupported_masked_mem_intrin.ll
ret-addr.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
ret-i64-0.ll
ret-mmx.ll
retpoline-external.ll [Spectre] Fix MIR verifier errors in retpoline thunks 2018-10-26 20:26:36 +00:00
retpoline-regparm.ll [Spectre] Fix MIR verifier errors in retpoline thunks 2018-10-26 20:26:36 +00:00
retpoline.ll [Spectre] Fix MIR verifier errors in retpoline thunks 2018-10-26 20:26:36 +00:00
return-ext.ll
return_zeroext_i2.ll
returned-trunc-tail-calls.ll
reverse_branches.ll [X86] Regenerate reverse branch test to explicitly show branching and condition codes. 2019-01-27 12:39:38 +00:00
rip-rel-address.ll
rip-rel-lea.ll
rodata-relocs.ll
rot16.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
rot32.ll
rot64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
rotate-extract-vector.ll [SelectionDAG] Improve SimplifyDemandedBits to SimplifyDemandedVectorElts simplification 2018-12-01 12:08:55 +00:00
rotate-extract.ll
rotate.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
rotate2.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
rotate4.ll [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEA 2018-12-12 17:58:27 +00:00
rotate_vec.ll
rounding-ops.ll
rrlist-livereg-corrutpion.ll
rtm-schedule.ll [X86] Remove FeatureRTM from Skylake processor list 2018-10-10 07:43:35 +00:00
rtm.ll
sad.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
sad_variations.ll
sadd_sat.ll [X86] Cleanup saturated add/sub tests 2019-01-03 12:31:13 +00:00
sadd_sat_vec.ll [X86] Add additional saturating add/sub vector tests; NFC 2019-01-16 20:53:23 +00:00
saddo-redundant-add.ll
safestack.ll
safestack_inline.ll
safestack_ssp.ll
sandybridge-loads.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
sar_fold.ll
sar_fold64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sat-add.ll [X86][SSE] Generalized unsigned compares to support nonsplat constant vectors (PR39859) 2019-01-26 16:40:03 +00:00
sbb.ll
scalar-extract.ll
scalar-fp-to-i64.ll [TargetLowering] expandFP_TO_UINT - avoid FPE due to out of range conversion (PR17686) 2018-12-04 11:21:30 +00:00
scalar-int-to-fp.ll [X86] Remove an fp->int->fp domain crossing in LowerUINT_TO_FP_i64. 2018-09-15 16:23:35 +00:00
scalar-min-max-fill-operand.ll
scalar_sse_minmax.ll
scalar_widen_div.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
scalarize-bitcast.ll
scalarize-fp.ll [DAGCombiner] narrow vector binop with 2 insert subvector operands 2019-01-22 14:24:13 +00:00
scatter-schedule.ll
scavenger.mir
scev-interchange.ll
schedule-x86-64-shld.ll [X86][BtVer2] Update the WriteLoad latency. 2019-01-21 12:04:10 +00:00
schedule-x86_32.ll [X86][BtVer2] Update the WriteLoad latency. 2019-01-21 12:04:10 +00:00
schedule-x86_64.ll [X86][BtVer2] Update the WriteLoad latency. 2019-01-21 12:04:10 +00:00
scheduler-backtracking.ll [DAGCombiner] allow narrowing of add followed by truncate 2018-12-22 17:10:31 +00:00
sdiv-exact.ll [TargetLowering] Add support for non-uniform vectors to BuildExactSDIV 2018-08-15 09:35:12 +00:00
sdiv-pow2.ll
section_mergeable_size.ll [MC][ELF] fix newly added test 2018-10-12 16:35:44 +00:00
segmented-stacks-dynamic.ll [X86] improve split-stack machine BB placement 2018-11-07 17:41:57 +00:00
segmented-stacks-standalone.ll Notify the linker when a TU compiled with split-stack has a function without a prologue. 2018-11-26 23:26:31 +00:00
segmented-stacks.ll [X86] improve split-stack machine BB placement 2018-11-07 17:41:57 +00:00
seh-catch-all-win32.ll [EH] Rename llvm.x86.seh.recoverfp intrinsic to llvm.eh.recoverfp 2019-01-16 00:37:13 +00:00
seh-catch-all.ll
seh-catchpad.ll
seh-except-finally.ll
seh-exception-code.ll
seh-filter-no-personality.ll [EH] Rename llvm.x86.seh.recoverfp intrinsic to llvm.eh.recoverfp 2019-01-16 00:37:13 +00:00
seh-finally.ll
seh-no-invokes.ll [EH] Rename llvm.x86.seh.recoverfp intrinsic to llvm.eh.recoverfp 2019-01-16 00:37:13 +00:00
seh-safe-div-win32.ll
seh-safe-div.ll
seh-stack-realign.ll [EH] Rename llvm.x86.seh.recoverfp intrinsic to llvm.eh.recoverfp 2019-01-16 00:37:13 +00:00
select-1-or-neg1.ll
select-mmx.ll
select-of-fp-constants.ll [x86] limit transform for select-of-fp-constants 2018-11-25 17:27:02 +00:00
select-with-and-or.ll
select.ll [X86] Emit SBB instead of SETCC_CARRY from LowerSELECT. Break false dependency on the SBB input. 2018-12-12 19:20:21 +00:00
select_const.ll [SelectionDAG] simplify select FP with undef condition 2018-11-19 14:42:28 +00:00
select_meta.ll
selectcc-to-shiftand.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
selectiondag-crash.ll
selectiondag-cse.ll
selectiondag-debug-loc.ll
selectiondag-dominator.ll
selectiondag-order.ll
setcc-combine.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
setcc-logic.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
setcc-lowering.ll [X86] Turn X86ISD::VSEXT into X86ISD::VZEXT if the upper bits aren't demanded. 2018-11-09 19:05:51 +00:00
setcc-narrowing.ll
setcc-wide-types.ll [X86] Add AVX512 support to combineVectorSizedSetCCEquality. 2018-09-25 16:27:12 +00:00
setcc.ll [X86] Don't promote i16 compares to i32 if the immediate will fit in 8 bits. 2018-10-05 18:13:36 +00:00
setjmp-spills.ll
setoeq.ll
setuge.ll
sext-i1.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sext-load.ll
sext-ret-val.ll
sext-setcc-self.ll
sext-subreg.ll
sext-trunc.ll
sha-schedule.ll
sha.ll
shadow-call-stack.mir
shadow-stack.ll
shift-and-x86_64.ll [X86] Add test cases for PR36721 (unnecessary andl for %cl when shifting) 2019-01-27 18:31:33 +00:00
shift-and.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
shift-avx2-crash.ll
shift-bmi2.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
shift-coalesce.ll
shift-codegen.ll
shift-combine-crash.ll
shift-combine.ll
shift-double-x86_64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
shift-double.ll [X86] Support SHLD/SHRD masked shift-counts (PR34641) 2019-01-02 17:05:37 +00:00
shift-folding.ll [DAG] consolidate shift simplifications 2018-11-23 20:05:12 +00:00
shift-i128.ll
shift-i256.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
shift-one.ll
shift-pair.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
shift-parts.ll
shift-pcmp.ll
shl-anyext.ll
shl-crash-on-legalize.ll [X86] Emit SBB instead of SETCC_CARRY from LowerSELECT. Break false dependency on the SBB input. 2018-12-12 19:20:21 +00:00
shl-i64.ll
shl_elim.ll
shl_undef.ll
shrink-compare.ll
shrink-fp-const1.ll
shrink-fp-const2.ll
shrink-wrap-chkstk-x86_64.ll
shrink-wrap-chkstk.ll
shrink-wrapping-vla.ll
shrink_vmul-widen.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
shrink_vmul.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
shrink_vmul_sse.ll
shrink_wrap_dbg_value.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
shrinkwrap-hang.ll
shuffle-combine-crash-2.ll
shuffle-combine-crash.ll
shuffle-of-insert.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
shuffle-of-splat-multiuses.ll [x86] try to form broadcast before widening shuffle elements 2018-11-09 14:54:58 +00:00
shuffle-strided-with-offset-128.ll
shuffle-strided-with-offset-256.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
shuffle-strided-with-offset-512.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
shuffle-vs-trunc-128-widen.ll [X86] Add some custom type legalization rules for truncate with -x86-experimental-vector-widening-legalization. 2018-11-15 08:23:40 +00:00
shuffle-vs-trunc-128.ll
shuffle-vs-trunc-256-widen.ll [X86] Lower v16i16->v8i16 truncate using an 'and' with 255, an extract_subvector, and a packuswb instruction. 2018-11-18 17:59:28 +00:00
shuffle-vs-trunc-256.ll [X86] Lower v16i16->v8i16 truncate using an 'and' with 255, an extract_subvector, and a packuswb instruction. 2018-11-18 17:59:28 +00:00
shuffle-vs-trunc-512-widen.ll [X86] Add some custom type legalization rules for truncate with -x86-experimental-vector-widening-legalization. 2018-11-15 08:23:40 +00:00
shuffle-vs-trunc-512.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
sibcall-2.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
sibcall-3.ll
sibcall-4.ll
sibcall-5.ll
sibcall-6.ll
sibcall-byval.ll
sibcall-win64.ll
sibcall.ll [X86] Add *SP to tailcall register class to fix verifier error 2018-10-24 21:09:34 +00:00
signbit-shift.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
signed-truncation-check.ll [X86] Don't promote i16 compares to i32 if the immediate will fit in 8 bits. 2018-10-05 18:13:36 +00:00
simple-register-allocation-read-undef.mir
simple-zext.ll
sincos-opt.ll
sincos.ll
sink-blockfreq.ll
sink-cheap-instructions.ll
sink-gep-before-mem-inst.ll
sink-hoist.ll
sink-local-value.ll
sink-out-of-loop.ll
sitofp.ll
sjlj-baseptr.ll
sjlj-eh.ll [X86] Enable the MachineVerifier by default 2018-10-29 16:57:43 +00:00
sjlj-shadow-stack-liveness.mir [X86] Fix liveness information when expanding X86::EH_SjLj_LongJmp64 2018-08-17 14:46:56 +00:00
sjlj.ll
slow-incdec.ll
slow-pmulld.ll
slow-unaligned-mem.ll
small-byval-memcpy.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
smul-with-overflow.ll
smul_fix.ll [Intrinsic] Signed Fixed Point Multiplication Intrinsic 2018-12-12 06:29:14 +00:00
soft-fp-legal-in-HW-reg.ll
soft-fp.ll
soft-sitofp.ll
speculative-load-hardening-call-and-ret.ll [SLH] Regenerate tests with --no_x86_scrub_rip to restore the higher 2018-12-05 15:41:13 +00:00
speculative-load-hardening-gather.ll [x86/SLH] Add a real Clang flag and LLVM IR attribute for Speculative 2018-09-04 12:38:00 +00:00
speculative-load-hardening-indirect.ll [SLH] Fix a nasty bug in SLH. 2018-12-05 15:42:11 +00:00
speculative-load-hardening.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
splat-const.ll
splat-for-size.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
split-eh-lpad-edges.ll
split-extend-vector-inreg.ll [DAGCombine] Add calls to SimplifyDemandedVectorElts from visitINSERT_SUBVECTOR (PR37989) 2018-11-20 15:23:50 +00:00
split-store.ll
split-vector-bitcast.ll
split-vector-rem.ll
sqrt-fastmath-mir.ll
sqrt-fastmath-tune.ll
sqrt-fastmath.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
sqrt-partial.ll
sqrt.ll
sret-implicit.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sse-align-0.ll
sse-align-1.ll
sse-align-2.ll
sse-align-3.ll
sse-align-4.ll
sse-align-5.ll
sse-align-6.ll
sse-align-7.ll
sse-align-8.ll
sse-align-9.ll
sse-align-10.ll
sse-align-11.ll
sse-align-12.ll
sse-commute.ll
sse-cvttp2si.ll
sse-domains.ll
sse-fcopysign.ll
sse-fsignum.ll
sse-intel-ocl.ll
sse-intrinsics-fast-isel-x86_64.ll
sse-intrinsics-fast-isel.ll [X86] Add some isel patterns for scalar_to_vector/extract_vector_element that use the avx512 extended register classes when they are available. 2018-10-27 05:35:20 +00:00
sse-intrinsics-x86-upgrade.ll
sse-intrinsics-x86.ll
sse-intrinsics-x86_64-upgrade.ll
sse-intrinsics-x86_64.ll
sse-load-ret.ll
sse-minmax.ll
sse-only.ll
sse-regcall.ll
sse-scalar-fp-arith-unary.ll
sse-scalar-fp-arith.ll
sse-schedule.ll [X86][BtVer2] Update the WriteLoad latency. 2019-01-21 12:04:10 +00:00
sse-unaligned-mem-feature.ll
sse-varargs.ll
sse1-fcopysign.ll [X86] Recognize constant splats in LowerFCOPYSIGN. 2018-10-28 23:51:35 +00:00
sse1.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sse2-intrinsics-canonical.ll [X86] Move promotion of vector and/or/xor from legalization to DAG combine 2018-10-15 01:51:58 +00:00
sse2-intrinsics-fast-isel-x86_64.ll
sse2-intrinsics-fast-isel.ll [X86] Use GetDemandedBits to simplify the operands of PMULDQ/PMULUDQ. 2018-12-24 19:40:20 +00:00
sse2-intrinsics-x86-upgrade.ll [X86][SSE] Auto upgrade PADDS/PSUBS intrinsics to SADD_SAT/SSUB_SAT generic intrinsics (llvm) 2018-12-21 09:04:14 +00:00
sse2-intrinsics-x86.ll [X86][SSE] Auto upgrade PADDS/PSUBS intrinsics to SADD_SAT/SSUB_SAT generic intrinsics (llvm) 2018-12-21 09:04:14 +00:00
sse2-intrinsics-x86_64-upgrade.ll
sse2-intrinsics-x86_64.ll
sse2-schedule.ll [X86][BtVer2] SSE2 vector shifts has local forwarding disabled 2019-01-22 13:27:18 +00:00
sse2-vector-shifts.ll
sse2.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
sse3-avx-addsub-2.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
sse3-avx-addsub.ll
sse3-intrinsics-fast-isel.ll
sse3-intrinsics-x86.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sse3-schedule.ll [X86][BtVer2] Update latency of horizontal operations. 2019-01-16 18:18:01 +00:00
sse3.ll
sse4a-intrinsics-fast-isel.ll
sse4a-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
sse4a-upgrade.ll
sse4a.ll
sse41-intrinsics-fast-isel.ll [X86] Use GetDemandedBits to simplify the operands of PMULDQ/PMULUDQ. 2018-12-24 19:40:20 +00:00
sse41-intrinsics-x86-upgrade.ll
sse41-intrinsics-x86.ll
sse41-pmovxrm.ll
sse41-schedule.ll [MC][X86] Correctly model additional operand latency caused by transfer delays from the integer to the floating point unit. 2019-01-23 16:35:07 +00:00
sse41.ll [x86] try harder to use broadcast to load a scalar into vector reg 2018-08-25 14:56:05 +00:00
sse42-intrinsics-fast-isel-x86_64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sse42-intrinsics-fast-isel.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sse42-intrinsics-x86.ll Bias physical register immediate assignments 2018-11-14 21:11:53 +00:00
sse42-intrinsics-x86_64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sse42-schedule.ll [X86][NFC] sse42-schedule.ll: disable XOP for BdVer2 tests 2018-10-28 13:39:10 +00:00
sse_partial_update.ll [x86] add test for SSE sqrtss register dep (PR22206) 2018-10-04 17:59:30 +00:00
sse_reload_fold.ll
ssp-data-layout.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
ssp-guard-spill.ll
ssse3-intrinsics-fast-isel.ll
ssse3-intrinsics-x86.ll
ssse3-schedule.ll [X86][BtVer2] Update latency of horizontal operations. 2019-01-16 18:18:01 +00:00
ssub_sat.ll [X86] Cleanup saturated add/sub tests 2019-01-03 12:31:13 +00:00
ssub_sat_vec.ll [X86] Add additional saturating add/sub vector tests; NFC 2019-01-16 20:53:23 +00:00
stack-align-memcpy.ll
stack-align.ll
stack-align2.ll
stack-folding-3dnow.ll
stack-folding-adx-x86_64.ll [X86] Merge addcarryx/addcarry intrinsic into a single addcarry intrinsic. 2018-12-10 06:07:50 +00:00
stack-folding-adx.mir [X86] Merge addcarryx/addcarry intrinsic into a single addcarry intrinsic. 2018-12-10 06:07:50 +00:00
stack-folding-bmi.ll
stack-folding-bmi2.ll [X86] Move stack folding test for MULX to a MIR test. Add a MULX32 case as well 2018-12-12 20:50:24 +00:00
stack-folding-bmi2.mir [X86] Move stack folding test for MULX to a MIR test. Add a MULX32 case as well 2018-12-12 20:50:24 +00:00
stack-folding-fp-avx1.ll [x86] make tests immune to scalarization improvements; NFC 2018-12-14 18:44:16 +00:00
stack-folding-fp-avx512.ll
stack-folding-fp-avx512vl.ll [X86] Autoupgrade some of the intrinsics used by stack folding tests that have been previously removed. 2019-01-26 06:27:04 +00:00
stack-folding-fp-sse42.ll [X86] Autoupgrade some of the intrinsics used by stack folding tests that have been previously removed. 2019-01-26 06:27:04 +00:00
stack-folding-int-avx1.ll [X86] Autoupgrade some of the intrinsics used by stack folding tests that have been previously removed. 2019-01-26 06:27:04 +00:00
stack-folding-int-avx2.ll [X86][SSE] Remove use of SSE ADDS/SUBS saturation intrinsics from schedule/stack tests 2018-12-19 12:00:25 +00:00
stack-folding-int-avx512.ll [X86] Autoupgrade some of the intrinsics used by stack folding tests that have been previously removed. 2019-01-26 06:27:04 +00:00
stack-folding-int-avx512vl.ll [X86] Autoupgrade some of the intrinsics used by stack folding tests that have been previously removed. 2019-01-26 06:27:04 +00:00
stack-folding-int-sse42.ll [X86][SSE] Remove use of SSE ADDS/SUBS saturation intrinsics from schedule/stack tests 2018-12-19 12:00:25 +00:00
stack-folding-lwp.ll
stack-folding-mmx.ll
stack-folding-sha.ll
stack-folding-tbm.ll
stack-folding-x86_64.ll
stack-folding-xop.ll
stack-probe-red-zone.ll
stack-probe-size.ll
stack-probes.ll
stack-protector-dbginfo.ll
stack-protector-msvc.ll
stack-protector-remarks.ll
stack-protector-target.ll
stack-protector-vreg-to-vreg-copy.ll
stack-protector-weight.ll
stack-protector.ll [MinGW] [X86] Add stubs for references to data variables that might end up imported from a dll 2018-08-29 17:28:34 +00:00
stack-size-section-function-sections.ll
stack-size-section.ll
stack-update-frame-opcode.ll
stack_guard_remat.ll
stackguard-internal.ll
stackmap-fast-isel.ll
stackmap-frame-setup.ll
stackmap-large-constants.ll
stackmap-large-location-size.ll
stackmap-liveness.ll
stackmap-nops.ll
stackmap-shadow-optimization.ll
stackmap.ll
stackpointer.ll
statepoint-allocas.ll
statepoint-call-lowering.ll
statepoint-far-call.ll
statepoint-forward.ll
statepoint-gctransition-call-lowering.ll
statepoint-invoke.ll
statepoint-live-in.ll
statepoint-stack-usage.ll
statepoint-stackmap-format.ll [CodeGen] Prefer static frame index for STATEPOINT liveness args 2018-11-30 16:22:41 +00:00
statepoint-uniqueing.ll
statepoint-vector-bad-spill.ll
statepoint-vector.ll
stdarg.ll
stdcall-notailcall.ll
stdcall.ll
store-empty-member.ll
store-fp-constant.ll
store-global-address.ll
store-narrow.ll
store-zero-and-minus-one.ll
store_op_load_fold.ll
store_op_load_fold2.ll
stores-merging.ll [DAGCombine] Improve alias analysis for chain of independent stores. 2018-11-08 19:14:20 +00:00
storetrunc-fp.ll
stride-nine-with-base-reg.ll
stride-reuse.ll
sttni.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
sub-with-overflow.ll [X86] Remove X86ISD::INC/DEC. Just select them from X86ISD::ADD/SUB at isel time 2019-01-02 19:01:05 +00:00
sub.ll
subcarry.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
subreg-to-reg-0.ll
subreg-to-reg-1.ll
subreg-to-reg-2.ll
subreg-to-reg-3.ll
subreg-to-reg-4.ll
subreg-to-reg-6.ll
subvector-broadcast.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
sunkaddr-ext.ll
swift-error.ll
swift-return.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
swiftcc.ll
swifterror.ll Revert r345165 "[X86] Bring back the MOV64r0 pseudo instruction" 2018-10-31 21:53:24 +00:00
swiftself.ll
switch-bt.ll
switch-crit-edge-constant.ll
switch-default-only.ll
switch-density.ll
switch-edge-weight.ll
switch-jump-table.ll
switch-lower-peel-top-case.ll
switch-or.ll
switch-order-weight.ll
switch-zextload.ll
switch.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
swizzle-2.ll
swizzle-avx2.ll
system-intrinsics-64-xsave.ll
system-intrinsics-64-xsavec.ll
system-intrinsics-64-xsaveopt.ll
system-intrinsics-64-xsaves.ll
system-intrinsics-64.ll
system-intrinsics-xgetbv.ll
system-intrinsics-xsave.ll
system-intrinsics-xsavec.ll
system-intrinsics-xsaveopt.ll
system-intrinsics-xsaves.ll
system-intrinsics-xsetbv.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
system-intrinsics.ll
tail-call-attrs.ll
tail-call-casts.ll
tail-call-conditional.mir
tail-call-got.ll
tail-call-legality.ll
tail-call-mutable-memarg.ll
tail-call-parameter-attrs-mismatch.ll
tail-call-win64.ll
tail-dup-addr.ll
tail-dup-catchret.ll
tail-dup-debugloc.ll
tail-dup-merge-loop-headers.ll
tail-dup-no-other-successor.ll
tail-dup-repeat.ll
tail-merge-after-mbp.mir
tail-merge-debugloc.ll
tail-merge-identical.ll
tail-merge-unreachable.ll
tail-merge-wineh.ll
tail-opts.ll
tail-threshold.ll
tailcall-64.ll
tailcall-calleesave.ll
tailcall-cgp-dup.ll
tailcall-disable.ll
tailcall-fastisel.ll
tailcall-largecode.ll
tailcall-lifetime-end.ll [CodeGen] skip lifetime end marker in isInTailCallPosition 2018-10-24 17:03:19 +00:00
tailcall-mem-intrinsics.ll
tailcall-msvc-conventions.ll
tailcall-multiret.ll
tailcall-readnone.ll
tailcall-returndup-void.ll
tailcall-ri64.ll
tailcall-stackalign.ll
tailcall-structret.ll
tailcall.ll
tailcallbyval.ll
tailcallbyval64.ll
tailcallfp.ll
tailcallfp2.ll
tailcallpic1.ll
tailcallpic2.ll
tailcallpic3.ll
tailcallstack64.ll
taildup-crash.ll
tailjmp_gotpcrel_relax_relocation.ll
targetLoweringGeneric.ll
tbm-intrinsics-fast-isel-x86_64.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
tbm-intrinsics-fast-isel.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
tbm-intrinsics-x86_64.ll
tbm-intrinsics.ll
tbm-schedule.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
tbm_patterns.ll [X86] Add isel patterns to match BMI/TBMI instructions when lowering has turned the root nodes into one of the flag producing binops. 2018-12-21 21:42:43 +00:00
test-nofold.ll
test-shrink-bug.ll [X86] Remove truncation handling from EmitTest. Replace it with a DAG combine. 2018-12-16 18:35:55 +00:00
test-shrink.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
test-vs-bittest.ll
test_x86condbr_globaladdr.mir Fix not correct imm operand assertion for SUB32ri in X86CondBrFolding::analyzeCompare 2018-12-11 15:32:14 +00:00
testb-je-fusion.ll
testl-commute.ll
this-return-64.ll
throws-cfi-fp.ll
throws-cfi-no-fp.ll
tls-addr-non-leaf-function.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
tls-android-negative.ll
tls-android.ll
tls-local-dynamic.ll
tls-models.ll
tls-pic.ll
tls-pie.ll
tls-shrink-wrapping.ll
tls-windows-itanium.ll
tls.ll [X86] Support for the mno-tls-direct-seg-refs flag 2018-10-18 03:14:37 +00:00
tlv-1.ll
tlv-2.ll
tlv-3.ll
token_landingpad.ll
trap.ll
trunc-ext-ld-st.ll
trunc-store.ll
trunc-subvector.ll [TargetLowering] Add SimplifyDemandedVectorElts support to EXTEND opcodes 2018-12-04 10:41:06 +00:00
trunc-to-bool.ll
twoaddr-coalesce-2.ll
twoaddr-coalesce-3.ll
twoaddr-coalesce.ll
twoaddr-dbg-value.mir [CodeGen] Skip over dbg-instr in twoaddr pass 2019-01-03 08:36:06 +00:00
twoaddr-lea.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
twoaddr-pass-sink.ll
twoaddr-sink-terminator.ll
uadd_sat.ll [X86] Cleanup saturated add/sub tests 2019-01-03 12:31:13 +00:00
uadd_sat_vec.ll [X86] Add additional saturating add/sub vector tests; NFC 2019-01-16 20:53:23 +00:00
uint64-to-float.ll
uint_to_fp-2.ll
uint_to_fp-3.ll
uint_to_fp.ll
umul-with-carry.ll
umul-with-overflow.ll [X86] Add load folding support to the custom isel we do for X86ISD::UMUL/SMUL. 2019-01-02 23:24:08 +00:00
umulo-64-legalisation-lowering.ll [SelectionDAG] Improve the legalisation lowering of UMULO. 2018-08-16 18:39:39 +00:00
umulo-128-legalisation-lowering.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
unaligned-32-byte-memops.ll
unaligned-load.ll [CodeGen] Allow mempcy/memset to generate small overlapping stores. 2018-12-13 09:56:19 +00:00
unaligned-spill-folding.ll
undef-eflags.mir X86: Do not optimize branches with undef eflags inputs 2018-10-22 22:52:23 +00:00
undef-globals-bss.ll
undef-label.ll
undef-ops.ll
unfold-masked-merge-scalar-constmask-innerouter.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
unfold-masked-merge-scalar-constmask-interleavedbits.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
unfold-masked-merge-scalar-constmask-interleavedbytehalves.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
unfold-masked-merge-scalar-constmask-lowhigh.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
unfold-masked-merge-scalar-variablemask.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
unfold-masked-merge-vector-variablemask-const.ll [X86] Stop promoting vector and/or/xor/andn to vXi64. 2018-10-26 17:21:26 +00:00
unfold-masked-merge-vector-variablemask.ll [DAGCombiner] use root SDLoc for all nodes created by logic fold 2018-12-07 00:01:57 +00:00
unknown-location.ll
unreachable-loop-sinking.ll
unreachable-mbb-undef-phi.mir
unreachable-trap.ll
unreachableblockelim.ll
unused_stackslots.ll
unwind-init.ll
unwindraise.ll
update-terminator-debugloc.ll Copy utilities updated and added for MI flags 2018-09-19 18:52:08 +00:00
update-terminator.mir
urem-i8-constant.ll [x86] promote all multiply i8 by constant to i32 2018-11-26 15:22:30 +00:00
urem-power-of-two.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
urem-seteq-optsize.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
urem-seteq-vec-nonsplat.ll [SelectionDAG][AArch64][X86] Move legalization of vector MULHS/MULHU from LegalizeDAG to LegalizeVectorOps 2018-11-29 19:36:17 +00:00
urem-seteq-vec-splat.ll [DAGCombiner][x86] add transform/hook to decompose integer multiply into shift/add 2018-09-19 15:57:40 +00:00
urem-seteq.ll [DagCombine][NFC] Some more tests fo for X % C == 0 (UREM case) transform 2018-09-11 15:34:26 +00:00
use-add-flags.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
usub_sat.ll Reapply "[CodeGen][X86] Expand USUBSAT to UMAX+SUB, also for vectors" 2019-01-15 18:43:41 +00:00
usub_sat_vec.ll Reapply "[CodeGen][X86] Expand USUBSAT to UMAX+SUB, also for vectors" 2019-01-15 18:43:41 +00:00
utf8.ll
utf16-cfstrings.ll
uwtables.ll [X86] Remove powerpc cpu name and features from uwtables.ll 2018-08-30 06:01:01 +00:00
v2f32.ll
v4f32-immediate.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
v4i32load-crash.ll
v8i1-masks.ll [X86] Don't emit *_extend_vector_inreg nodes when both the input and output types are legal with AVX1 2018-11-02 21:09:49 +00:00
vaargs.ll
vaes-intrinsics-avx-x86.ll
vaes-intrinsics-avx512-x86.ll
vaes-intrinsics-avx512vl-x86.ll
var-permute-128.ll
var-permute-256.ll [TargetLowering] Add UNDEF folding to SimplifyDemandedVectorElts 2018-12-10 18:29:46 +00:00
var-permute-512.ll
vararg-callee-cleanup.ll
vararg_no_start.ll
vararg_tailcall.ll
variable-sized-darwin-bzero.ll
variadic-node-pic.ll
vastart-defs-eflags.ll
vbinop-simplify-bug.ll
vec-copysign-avx512.ll [X86] Stop promoting vector and/or/xor/andn to vXi64. 2018-10-26 17:21:26 +00:00
vec-copysign.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vec-libcalls.ll [SelectionDAG] unroll unsupported vector FP ops earlier to avoid libcalls on undef elements (PR38527) 2018-08-22 22:52:05 +00:00
vec-loadsingles-alignment.ll
vec-trunc-store.ll
vec3.ll
vec_add.ll
vec_align.ll
vec_align_i256.ll
vec_anyext.ll
vec_call.ll
vec_cast.ll [X86] Don't mark SEXTLOAD from v4i8/v4i16/v8i8 as Custom on pre-sse4.1. 2018-12-30 03:05:07 +00:00
vec_cast2.ll [LegalizeVectorTypes][X86][ARM][AArch64][PowerPC] Don't use SplitVecOp_TruncateHelper for FP_TO_SINT/UINT. 2018-11-26 21:12:39 +00:00
vec_cast3.ll [DAGCombiner] limit shuffle to extend transform (PR40146) 2018-12-23 20:48:31 +00:00
vec_cmp_sint-128.ll [X86] When lowering unsigned v2i64 setcc without SSE42, flip the sign bits in the v2i64 type then bitcast to v4i32. 2018-10-09 19:05:50 +00:00
vec_cmp_uint-128.ll [X86] When lowering unsigned v2i64 setcc without SSE42, flip the sign bits in the v2i64 type then bitcast to v4i32. 2018-10-09 19:05:50 +00:00
vec_compare-sse4.ll
vec_compare.ll [X86] Autogenerate complete checks. NFC 2018-10-09 17:52:07 +00:00
vec_ctbits.ll [LegalizeDAG] Share Vector/Scalar CTLZ Expansion 2018-10-23 17:48:30 +00:00
vec_ext_inreg.ll
vec_extract-avx.ll [X86] Type legalize v2f32 loads by using an f64 load and a scalar_to_vector. 2018-10-11 20:36:06 +00:00
vec_extract-mmx.ll
vec_extract-sse4.ll [DAGCombiner] after simplifying demanded elements of vector operand of extract, revisit the extract; 2nd try 2018-12-13 17:05:01 +00:00
vec_extract.ll
vec_fabs.ll [X86] Standardize floating point assembly comments 2018-10-02 09:08:51 +00:00
vec_floor.ll [X86] Change vXi1 extract_vector_elt lowering to be legal if the index is 0. Add DAG combine to turn scalar_to_vector+extract_vector_elt into extract_subvector. 2019-01-11 05:44:56 +00:00
vec_fneg.ll [IR] Add a dedicated FNeg IR Instruction 2018-11-13 18:15:47 +00:00
vec_fp_to_int-widen.ll [LegalizeVectorTypes][X86][ARM][AArch64][PowerPC] Don't use SplitVecOp_TruncateHelper for FP_TO_SINT/UINT. 2018-11-26 21:12:39 +00:00
vec_fp_to_int.ll [LegalizeVectorTypes][X86][ARM][AArch64][PowerPC] Don't use SplitVecOp_TruncateHelper for FP_TO_SINT/UINT. 2018-11-26 21:12:39 +00:00
vec_fpext.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
vec_fptrunc.ll [X86] Type legalize v2f32 stores by widening to v4f32, casting to v2f64, extracting f64 and storing. 2018-10-14 03:36:27 +00:00
vec_i64.ll
vec_ins_extract-1.ll
vec_ins_extract.ll
vec_insert-2.ll
vec_insert-3.ll [X86] Add initial SimplifyDemandedVectorEltsForTargetNode support 2018-09-19 18:11:34 +00:00
vec_insert-4.ll
vec_insert-5.ll
vec_insert-7.ll [X86] Add custom type legalization for v2i32/v4i16/v8i8->mmx bitcasts to avoid a store/load to/from the stack. 2018-12-02 05:46:50 +00:00
vec_insert-8.ll
vec_insert-9.ll
vec_insert-mmx.ll [X86] Custom type legalize v2i32/v4i16/v8i8->i64 bitcasts in 64-bit mode similar to what's done when the destination is f64. 2018-12-02 05:46:48 +00:00
vec_int_to_fp-widen.ll [X86] Emit a single shuffle for the v16i8->v4i32 step of a SIGN_EXTEND_VECTOR_INREG lowering on pre-sse4.1 targets. 2018-11-20 21:21:52 +00:00
vec_int_to_fp.ll [x86] add tests for extracted scalar casts (PR39974); NFC 2019-01-16 16:11:30 +00:00
vec_loadsingles.ll
vec_logical.ll
vec_minmax_match.ll [x86] increment/decrement constant vector with min/max in vsetcc lowering (PR39859) 2018-12-16 15:05:48 +00:00
vec_minmax_sint.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
vec_minmax_uint.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
vec_partial.ll
vec_reassociate.ll
vec_return.ll
vec_round.ll
vec_sdiv_to_shift.ll
vec_set-2.ll
vec_set-3.ll
vec_set-4.ll
vec_set-6.ll
vec_set-7.ll
vec_set-8.ll
vec_set-A.ll
vec_set-B.ll
vec_set-C.ll
vec_set-D.ll
vec_set-F.ll
vec_set-H.ll
vec_set.ll
vec_setcc-2.ll [X86][SSE] Generalized unsigned compares to support nonsplat constant vectors (PR39859) 2019-01-26 16:40:03 +00:00
vec_setcc.ll
vec_shift.ll
vec_shift2.ll
vec_shift3.ll
vec_shift4.ll
vec_shift5.ll
vec_shift6.ll
vec_shift7.ll
vec_shuf-insert.ll
vec_split.ll
vec_ss_load_fold.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
vec_trunc_sext.ll
vec_udiv_to_shift.ll
vec_uint_to_fp-fastmath.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
vec_uint_to_fp.ll [X86] Standardize floating point assembly comments 2018-10-02 09:08:51 +00:00
vec_unsafe-fp-math.ll
vec_zero-2.ll
vec_zero.ll
vec_zero_cse.ll
vector-bitreverse.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-blend.ll [X86] Move promotion of vector and/or/xor from legalization to DAG combine 2018-10-15 01:51:58 +00:00
vector-compare-all_of.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-compare-any_of.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-compare-combines.ll
vector-compare-results.ll [X86] Add a DAG combine to turn stores of vXi1 on pre-avx512 targets into a bitcast and a store of a iX scalar. 2018-12-02 19:47:14 +00:00
vector-compare-simplify.ll
vector-constrained-fp-intrinsics-fma.ll [NFCI][FPEnv] Split constrained intrinsic tests 2018-11-05 15:28:10 +00:00
vector-constrained-fp-intrinsics.ll [FPEnv] Add constrained CEIL/FLOOR/ROUND/TRUNC intrinsics 2018-11-05 15:59:49 +00:00
vector-ext-logic.ll [DAGCombiner] allow hoisting vector bitwise logic ahead of extends 2018-12-23 19:58:16 +00:00
vector-extend-inreg.ll Recommit r344877 "[X86] Stop promoting integer loads to vXi64" 2018-10-22 22:14:05 +00:00
vector-fshl-128.ll [X86] Add support for matching vector funnel shift to AVX512VBMI2 instructions. 2019-01-06 18:10:18 +00:00
vector-fshl-256.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-fshl-512.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-fshl-rot-128.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
vector-fshl-rot-256.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-fshl-rot-512.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-fshr-128.ll [X86] Add support for matching vector funnel shift to AVX512VBMI2 instructions. 2019-01-06 18:10:18 +00:00
vector-fshr-256.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-fshr-512.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-fshr-rot-128.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
vector-fshr-rot-256.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-fshr-rot-512.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-gep.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
vector-half-conversions.ll [X86] Custom type legalize v2i32/v4i16/v8i8->i64 bitcasts in 64-bit mode similar to what's done when the destination is f64. 2018-12-02 05:46:48 +00:00
vector-idiv-sdiv-128.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-idiv-sdiv-256.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-idiv-sdiv-512.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-idiv-udiv-128.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-idiv-udiv-256.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-idiv-udiv-512.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-idiv-v2i32.ll [X86][SSE] Add SSE vector imm/var shift support to SimplifyDemandedVectorEltsForTargetNode 2018-12-13 16:39:29 +00:00
vector-idiv.ll [X86] Use a pcmpgt with 0 instead of psrad 31, to fill elements with the sign bit in v4i32 MULH lowering. 2018-11-19 07:22:26 +00:00
vector-interleave.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
vector-intrinsics.ll
vector-lzcnt-128.ll [X86][SSE] Remove unnecessary bit-and in pshufb vector ctlz (PR39703) 2018-11-19 18:40:59 +00:00
vector-lzcnt-256.ll [X86][SSE] Remove unnecessary bit-and in pshufb vector ctlz (PR39703) 2018-11-19 18:40:59 +00:00
vector-lzcnt-512.ll [X86][SSE] Remove unnecessary bit-and in pshufb vector ctlz (PR39703) 2018-11-19 18:40:59 +00:00
vector-merge-store-fp-constants.ll
vector-mul.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-narrow-binop.ll [DAGCombiner] don't try to extract a fraction of a vector binop and crash (PR39893) 2018-12-05 17:10:30 +00:00
vector-partial-undef.ll [x86] add partial undef 'and' test; NFC 2019-01-22 17:01:06 +00:00
vector-pcmp.ll [X86] Don't emit *_extend_vector_inreg nodes when both the input and output types are legal with AVX1 2018-11-02 21:09:49 +00:00
vector-popcnt-128.ll [X86] In LowerHorizontalByteSum, emit vector_shuffle nodes instead of directly using X86ISD::UNPCKL/X86ISD::UNPCKH. 2018-11-10 00:26:42 +00:00
vector-popcnt-256.ll [X86][SSE] LowerVectorCTPOP - pull out repeated byte sum stage. 2018-10-12 14:18:47 +00:00
vector-popcnt-512.ll [X86][SSE] LowerVectorCTPOP - pull out repeated byte sum stage. 2018-10-12 14:18:47 +00:00
vector-reduce-add-widen.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-add.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-and-widen.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-and.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-fadd-fast.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-fadd.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
vector-reduce-fmax-nnan.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
vector-reduce-fmax.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
vector-reduce-fmin-nnan.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
vector-reduce-fmin.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
vector-reduce-fmul-fast.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-fmul.ll [X86] Prefer unpckhpd over movhlps in isel for fake unary cases 2018-09-11 17:57:27 +00:00
vector-reduce-mul-widen.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-mul.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-or-widen.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-or.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-smax-widen.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
vector-reduce-smax.ll [X86] Call SimplifyDemandedBits on conditions of X86ISD::SHRUNKBLEND 2019-01-10 19:05:34 +00:00
vector-reduce-smin-widen.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
vector-reduce-smin.ll [X86] Call SimplifyDemandedBits on conditions of X86ISD::SHRUNKBLEND 2019-01-10 19:05:34 +00:00
vector-reduce-umax-widen.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
vector-reduce-umax.ll [X86] Call SimplifyDemandedBits on conditions of X86ISD::SHRUNKBLEND 2019-01-10 19:05:34 +00:00
vector-reduce-umin-widen.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
vector-reduce-umin.ll [X86] Call SimplifyDemandedBits on conditions of X86ISD::SHRUNKBLEND 2019-01-10 19:05:34 +00:00
vector-reduce-xor-widen.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-reduce-xor.ll [x86] narrow a shuffle that doesn't use or set any high elements 2019-01-25 15:37:42 +00:00
vector-rem.ll
vector-rotate-128.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
vector-rotate-256.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-rotate-512.ll [X86][SSE] Canonicalize OR(AND(X,C),AND(Y,~C)) -> OR(AND(X,C),ANDNP(C,Y)) 2019-01-22 13:44:49 +00:00
vector-sext-widen.ll [X86] When lowering v1i1/v2i1/v4i1/v8i1 load/store with avx512f, but not avx512dq, use v16i1 as the intermediate mask type instead of v8i1. 2019-01-12 02:22:10 +00:00
vector-sext.ll [X86] When lowering v1i1/v2i1/v4i1/v8i1 load/store with avx512f, but not avx512dq, use v16i1 as the intermediate mask type instead of v8i1. 2019-01-12 02:22:10 +00:00
vector-shift-ashr-128.ll [DAGCombiner] don't hoist logic op if operands have other uses, part 2 2018-12-06 19:18:56 +00:00
vector-shift-ashr-256.ll [DAGCombiner] don't hoist logic op if operands have other uses, part 2 2018-12-06 19:18:56 +00:00
vector-shift-ashr-512.ll [X86][SSE] Improve variable scalar shift of vXi8 vectors (PR34694) 2018-08-28 10:37:29 +00:00
vector-shift-ashr-sub128-widen.ll [X86][SSE] Improve immediate vector shift known bits handling. 2018-12-17 22:09:47 +00:00
vector-shift-ashr-sub128.ll [DAGCombiner] don't hoist logic op if operands have other uses, part 2 2018-12-06 19:18:56 +00:00
vector-shift-lshr-128.ll [X86] Move promotion of vector and/or/xor from legalization to DAG combine 2018-10-15 01:51:58 +00:00
vector-shift-lshr-256.ll [X86] getTargetConstantBitsFromNode - add support for rearranging constant bits via shuffles 2018-09-29 17:01:55 +00:00
vector-shift-lshr-512.ll [X86][AVX] Enable ISD::SRL -> ISD::MULHU for v16i16 2018-09-16 19:20:47 +00:00
vector-shift-lshr-sub128-widen.ll [X86] Add test cases for vector shifts of v2i32/v2i16/v4i16/v2i8/v4i8/v8i8 with promotion legalization and widening legalization. NFC 2018-11-27 07:20:19 +00:00
vector-shift-lshr-sub128.ll [TargetLowering] Add ISD::AND handling to SimplifyDemandedVectorElts 2018-12-12 13:43:07 +00:00
vector-shift-shl-128.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-shift-shl-256.ll [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. 2018-12-03 18:26:27 +00:00
vector-shift-shl-512.ll [X86][SSE] Improve variable scalar shift of vXi8 vectors (PR34694) 2018-08-28 10:37:29 +00:00
vector-shift-shl-sub128-widen.ll [SelectionDAG] Improve SimplifyDemandedBits to SimplifyDemandedVectorElts simplification 2018-12-01 12:08:55 +00:00
vector-shift-shl-sub128.ll [TargetLowering] Add ISD::AND handling to SimplifyDemandedVectorElts 2018-12-12 13:43:07 +00:00
vector-shuffle-128-unpck.ll [x86] add restriction for lowering to vpermps 2019-01-27 21:53:33 +00:00
vector-shuffle-128-v2.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
vector-shuffle-128-v4.ll [x86] try to form broadcast before widening shuffle elements 2018-11-09 14:54:58 +00:00
vector-shuffle-128-v8.ll [X86][SSE] Add additional PR40318 shuffle test cases 2019-01-16 13:15:59 +00:00
vector-shuffle-128-v16.ll [X86][SSE] Add additional PR40318 shuffle test cases 2019-01-16 13:15:59 +00:00
vector-shuffle-256-v4.ll [x86] add tests for unpack shuffle lowering; NFC 2019-01-24 14:12:34 +00:00
vector-shuffle-256-v8.ll [x86] add more tests for lowerShuffleWithUndefHalf; NFC 2019-01-27 20:17:02 +00:00
vector-shuffle-256-v16.ll [x86] add tests for unpack shuffle lowering; NFC 2019-01-24 14:12:34 +00:00
vector-shuffle-256-v32.ll [x86] add tests for unpack shuffle lowering; NFC 2019-01-24 14:12:34 +00:00
vector-shuffle-512-v8.ll [X86] Turn X86ISD::VSEXT into X86ISD::VZEXT if the upper bits aren't demanded. 2018-11-09 19:05:51 +00:00
vector-shuffle-512-v16.ll [X86] Turn X86ISD::VSEXT into X86ISD::VZEXT if the upper bits aren't demanded. 2018-11-09 19:05:51 +00:00
vector-shuffle-512-v32.ll [X86][AVX] Prefer VPBLENDW+VPBLENDD to VPBLENDVB for v16i16 blend shuffles 2018-08-29 10:51:08 +00:00
vector-shuffle-512-v64.ll [X86] Add support for matching PACKUSWB from a v64i8 shuffle. 2018-11-17 18:54:43 +00:00
vector-shuffle-avx512.ll [X86] getFauxShuffleMask - Handle undef + sentinel values in subvector insertion 2018-10-06 22:13:44 +00:00
vector-shuffle-combining-avx.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-combining-avx2.ll [X86] Enable combining shuffles to PACKSS/PACKUS for 256/512-bit vectors 2019-01-09 13:23:28 +00:00
vector-shuffle-combining-avx512bw.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-combining-avx512bwvl.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-combining-avx512vbmi.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-combining-sse4a.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-combining-sse41.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-combining-ssse3.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-combining-xop.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-combining.ll [X86][SSE] Cleanup shuffle combining test check prefixes 2019-01-09 13:46:14 +00:00
vector-shuffle-masked.ll
vector-shuffle-mmx.ll
vector-shuffle-sse1.ll
vector-shuffle-sse4a.ll
vector-shuffle-sse41.ll [X86][SSE] Add SimplifyDemandedVectorElts support for PACKSS/PACKUS instructions. 2018-11-20 11:09:46 +00:00
vector-shuffle-v1.ll [X86] Turn X86ISD::VSEXT into X86ISD::VZEXT if the upper bits aren't demanded. 2018-11-09 19:05:51 +00:00
vector-shuffle-v48.ll [X86][AVX] Prefer VPBLENDW+VPBLENDD to VPBLENDVB for v16i16 blend shuffles 2018-08-29 10:51:08 +00:00
vector-shuffle-variable-128.ll
vector-shuffle-variable-256.ll
vector-sqrt.ll
vector-trunc-math-widen.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
vector-trunc-math.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
vector-trunc-packus-widen.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
vector-trunc-packus.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
vector-trunc-ssat-widen.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
vector-trunc-ssat.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
vector-trunc-usat-widen.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
vector-trunc-usat.ll [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 2018-12-15 11:36:36 +00:00
vector-trunc-widen.ll [X86] Add VPSLLI/VPSRLI ((X >>u C1) << C2) SimplifyDemandedBits combine 2019-01-04 15:43:43 +00:00
vector-trunc.ll [X86] Add VPSLLI/VPSRLI ((X >>u C1) << C2) SimplifyDemandedBits combine 2019-01-04 15:43:43 +00:00
vector-truncate-combine.ll
vector-tzcnt-128.ll [X86] In LowerHorizontalByteSum, emit vector_shuffle nodes instead of directly using X86ISD::UNPCKL/X86ISD::UNPCKH. 2018-11-10 00:26:42 +00:00
vector-tzcnt-256.ll [X86][SSE] combineIncDecVector - use isConstantSplat 2018-10-13 14:45:44 +00:00
vector-tzcnt-512.ll [X86] Stop promoting vector and/or/xor/andn to vXi64. 2018-10-26 17:21:26 +00:00
vector-unsigned-cmp.ll [X86] When lowering unsigned v2i64 setcc without SSE42, flip the sign bits in the v2i64 type then bitcast to v4i32. 2018-10-09 19:05:50 +00:00
vector-variable-idx.ll
vector-variable-idx2.ll
vector-zext-widen.ll [X86] Disable combineToExtendVectorInReg under -x86-experimental-vector-widening-legalization. Add custom type legalization for extends. 2018-11-18 18:11:25 +00:00
vector-zext.ll [X86] Don't emit *_extend_vector_inreg nodes when both the input and output types are legal with AVX1 2018-11-02 21:09:49 +00:00
vector-zmov.ll
vector.ll
vectorcall.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
verifier-generic-extend-truncate.mir
verifier-generic-types-1.mir
verifier-generic-types-2.mir
verifier-phi-fail0.mir
verifier-phi.mir
version_directive.ll
vfcmp.ll
viabs.ll [X86] Improve vXi64 ISD::ABS codegen with SSE41+ 2019-01-12 10:28:12 +00:00
virtual-registers-cleared-in-machine-functions-liveins.ll
visibility.ll
visibility2.ll
vmaskmov-offset.ll
vmovq.ll
volatile.ll
vortex-bug.ll
vpshufbitqbm-intrinsics-upgrade.ll [X86] Add new test file that was supposed to go with r351028. 2019-01-14 08:46:42 +00:00
vpshufbitqbm-intrinsics.ll [X86] Remove mask parameter from vpshufbitqmb intrinsics. Change result to a vXi1 vector. 2019-01-14 00:03:50 +00:00
vsel-cmp-load.ll [DAGCombiner][X86][PowerPC] Teach visitSIGN_EXTEND_INREG to fold (sext_in_reg (aext/sext x)) -> (sext x) when x has more than 1 sign bit and the sext_inreg is from one of them. 2019-01-02 17:58:27 +00:00
vselect-2.ll
vselect-avx.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
vselect-constants.ll
vselect-minmax.ll [X86] When lowering unsigned v2i64 setcc without SSE42, flip the sign bits in the v2i64 type then bitcast to v4i32. 2018-10-09 19:05:50 +00:00
vselect-packss.ll [X86] Turn X86ISD::VSEXT into X86ISD::VZEXT if the upper bits aren't demanded. 2018-11-09 19:05:51 +00:00
vselect-pcmp.ll
vselect-zero.ll [x86] limit transform for select-of-fp-constants 2018-11-25 17:27:02 +00:00
vselect.ll [X86] Add a one use check to the setcc inversion code in combineVSelectWithAllOnesOrZeros 2019-01-16 21:29:29 +00:00
vshift-1.ll [X86][SSE] Add SimplifyDemandedVectorElts support for SSE splat-vector-shifts. 2018-11-18 20:21:52 +00:00
vshift-2.ll [X86][SSE] Add SimplifyDemandedVectorElts support for SSE splat-vector-shifts. 2018-11-18 20:21:52 +00:00
vshift-3.ll
vshift-4.ll [X86][SSE] Avoid vector extraction/insertion for non-constant uniform shifts 2018-08-28 10:14:09 +00:00
vshift-5.ll
vshift-6.ll [X86] Move promotion of vector and/or/xor from legalization to DAG combine 2018-10-15 01:51:58 +00:00
vshift_scalar.ll
vshift_split.ll
vshift_split2.ll
vsplit-and.ll
vzero-excess.ll
waitpkg-intrinsics.ll
warn-stack.ll
wbinvd-intrinsic.ll
wbnoinvd-intrinsic.ll
weak-undef.ll
weak.ll
weak_def_can_be_hidden.ll
webkit-jscc.ll
wide-fma-contraction.ll AMD BdVer2 (Piledriver) Initial Scheduler model 2018-10-27 20:46:30 +00:00
wide-integer-cmp.ll
wide-integer-fold.ll
widen_arith-1.ll
widen_arith-2.ll
widen_arith-3.ll
widen_arith-4.ll
widen_arith-5.ll
widen_arith-6.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
widen_bitops-0.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
widen_bitops-1.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
widen_cast-1.ll
widen_cast-2.ll
widen_cast-3.ll
widen_cast-4.ll [X86] Support v2i32/v4i16/v8i8 load/store using f64 on 32-bit targets under -x86-experimental-vector-widening-legalization. 2018-11-14 23:02:09 +00:00
widen_cast-5.ll
widen_cast-6.ll
widen_compare-1.ll
widen_conv-1.ll
widen_conv-2.ll
widen_conv-3.ll [X86] Emit a single shuffle for the v16i8->v4i32 step of a SIGN_EXTEND_VECTOR_INREG lowering on pre-sse4.1 targets. 2018-11-20 21:21:52 +00:00
widen_conv-4.ll [DAGCombiner][X86][Mips] Enable combineShuffleOfScalars to run between vector op legalization and DAG legalization. Fix bad one use check in combineShuffleOfScalars 2018-11-09 18:04:34 +00:00
widen_conversions.ll
widen_extract-1.ll
widen_load-0.ll
widen_load-1.ll [X86] Type legalize v2f32 loads by using an f64 load and a scalar_to_vector. 2018-10-11 20:36:06 +00:00
widen_load-2.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
widen_load-3.ll [x86] allow vector load narrowing with multi-use values 2018-11-10 20:05:31 +00:00
widen_mul.ll [X86] Add custom type legalization for v2i8/v4i8/v8i8 mul under -x86-experimental-vector-widening. 2018-11-16 06:15:21 +00:00
widen_shuffle-1.ll
widened-broadcast.ll Recommit r344877 "[X86] Stop promoting integer loads to vXi64" 2018-10-22 22:14:05 +00:00
win-alloca-expander.ll
win-catchpad-csrs.ll
win-catchpad-nested-cxx.ll
win-catchpad-nested.ll
win-catchpad-varargs.ll
win-catchpad.ll
win-cleanuppad.ll
win-funclet-cfi.ll
win-mixed-ehpersonality.ll
win-smallparams.ll
win32-bool.ll
win32-eh-available-externally.ll
win32-eh-states.ll
win32-eh.ll
win32-pic-jumptable.ll
win32-preemption.ll
win32-seh-catchpad-realign.ll
win32-seh-catchpad.ll [EH] Rename llvm.x86.seh.recoverfp intrinsic to llvm.eh.recoverfp 2019-01-16 00:37:13 +00:00
win32-seh-nested-finally.ll
win32-spill-xmm.ll
win32-ssp.ll [MinGW] [X86] Add stubs for references to data variables that might end up imported from a dll 2018-08-29 17:28:34 +00:00
win32_sret.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
win64-bool.ll
win64-byval.ll [X86ISel] Implement byval lowering for Win64 calling convention 2018-09-17 17:37:14 +00:00
win64-jumptable.ll
win64-long-double.ll
win64-nosse-csrs.ll
win64_alloca_dynalloca.ll
win64_call_epi.ll
win64_eh.ll
win64_eh_leaf.ll
win64_eh_leaf2.ll
win64_frame.ll
win64_nonvol.ll
win64_params.ll
win64_sibcall.ll
win64_vararg.ll [DAGCombine] Improve Load-Store Forwarding 2018-10-10 14:15:52 +00:00
win_chkstk.ll
win_coreclr_chkstk.ll [X86] Enable the MachineVerifier by default 2018-10-29 16:57:43 +00:00
win_coreclr_chkstk_liveins.mir
win_cst_pool.ll
windows-itanium-alloca.ll
wineh-coreclr.ll
wineh-exceptionpointer.ll
wineh-no-ehpads.ll
x32-cet-intrinsics.ll
x32-function_pointer-1.ll
x32-function_pointer-2.ll
x32-function_pointer-3.ll
x32-indirectbr.ll
x32-landingpad.ll
x32-lea-1.ll
x32-movtopush64.ll
x32-va_start.ll
x64-cet-intrinsics.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
x86-16.ll
x86-32-intrcc.ll
x86-32-vector-calling-conv.ll
x86-64-and-mask.ll
x86-64-arg.ll
x86-64-asm.ll
x86-64-baseptr.ll
x86-64-bittest-logic.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
x86-64-call.ll
x86-64-disp.ll
x86-64-double-precision-shift-left.ll
x86-64-double-precision-shift-right.ll
x86-64-double-shifts-Oz-Os-O2.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
x86-64-double-shifts-var.ll [X86] Make Feature64Bit useful 2018-08-30 06:01:05 +00:00
x86-64-extend-shift.ll
x86-64-flags-intrinsics.ll
x86-64-gv-offset.ll
x86-64-intrcc-nosse.ll
x86-64-intrcc.ll
x86-64-jumps.ll
x86-64-mem.ll
x86-64-ms_abi-vararg.ll
x86-64-pic-1.ll
x86-64-pic-2.ll
x86-64-pic-3.ll
x86-64-pic-4.ll
x86-64-pic-5.ll
x86-64-pic-6.ll
x86-64-pic-7.ll
x86-64-pic-8.ll
x86-64-pic-9.ll
x86-64-pic-10.ll
x86-64-pic-11.ll
x86-64-pic-12.ll
x86-64-pic.ll
x86-64-plt-relative-reloc.ll
x86-64-psub.ll
x86-64-ptr-arg-simple.ll
x86-64-ret0.ll
x86-64-shortint.ll
x86-64-sret-return-2.ll
x86-64-sret-return.ll
x86-64-stack-and-frame-ptr.ll
x86-64-static-relo-movl.ll
x86-64-tls-1.ll
x86-64-varargs.ll
x86-big-ret.ll
x86-cmov-converter.ll [X86] Handle COPYs of physregs better (regalloc hints) 2018-09-19 18:59:08 +00:00
x86-flags-intrinsics.ll
x86-fold-pshufb.ll
x86-framelowering-trap.ll
x86-inline-asm-validation.ll
x86-interleaved-access.ll [DAGCombine] Add calls to SimplifyDemandedVectorElts from visitINSERT_SUBVECTOR (PR37989) 2018-11-20 15:23:50 +00:00
x86-interleaved-check.ll
x86-interrupt_cc.ll
x86-interrupt_cld.ll
x86-interrupt_vzeroupper.ll
x86-mixed-alignment-dagcombine.ll
x86-no_caller_saved_registers-preserve.ll
x86-no_caller_saved_registers.ll
x86-plt-relative-reloc.ll
x86-repmov-copy-eflags.ll
x86-sanitizer-shrink-wrapping.ll
x86-setcc-int-to-fp-combine.ll [X86] Force floating point values in constant pool decoding to print in scientific notation so they can't be confused with integers. 2018-10-29 04:52:04 +00:00
x86-shifts.ll
x86-shrink-wrap-unwind.ll [X86] improve split-stack machine BB placement 2018-11-07 17:41:57 +00:00
x86-shrink-wrapping.ll [MachineLICM][X86][AMDGPU] Fix subtle bug in the updating of PhysRegClobbers in post-RA LICM 2018-12-05 03:41:26 +00:00
x86-store-gv-addr.ll
x86-upgrade-avx-vbroadcast.ll
x86-upgrade-avx2-vbroadcast.ll
x86-win64-shrink-wrapping.ll [MachineLICM][X86][AMDGPU] Fix subtle bug in the updating of PhysRegClobbers in post-RA LICM 2018-12-05 03:41:26 +00:00
x86_64-mul-by-const.ll
x87-schedule.ll [X86][BtVer2] Update the WriteLoad latency. 2019-01-21 12:04:10 +00:00
x87.ll [X86] Correctly use SSE registers if no-x87 is selected. 2018-10-03 14:13:30 +00:00
xaluo.ll [X86] Factor the core code out of LowerXALUO into a helper function. Use it in LowerBRCOND and LowerSELECT to avoid some duplicated code. 2019-01-01 19:34:11 +00:00
xchg-nofold.ll [DAGCombiner] re-enable truncation of binops 2018-12-08 16:07:38 +00:00
xmm-r64.ll
xmulo.ll [X86] Add load folding support to the custom isel we do for X86ISD::UMUL/SMUL. 2019-01-02 23:24:08 +00:00
xop-ifma.ll
xop-intrinsics-fast-isel.ll [X86] Replace VPCOM/VPCOMU with generic integer comparisons (llvm) 2019-01-20 16:40:44 +00:00
xop-intrinsics-x86_64-upgrade.ll [X86] Auto upgrade VPCOM/VPCOMU intrinsics to generic integer comparisons 2019-01-20 19:27:40 +00:00
xop-intrinsics-x86_64.ll [X86] Auto upgrade VPCOM/VPCOMU intrinsics to generic integer comparisons 2019-01-20 19:27:40 +00:00
xop-mask-comments.ll
xop-pcmov.ll
xop-schedule.ll [X86] Fix VZEROUPPER scheduling info on SNB,HSW,BDW,SXL,SKX. 2018-11-09 09:49:06 +00:00
xor-combine-debugloc.ll
xor-icmp.ll
xor-select-i1-combine.ll
xor.ll [DAGCombiner][x86] scalarize binop followed by extractelement 2019-01-03 21:31:16 +00:00
xray-attribute-instrumentation.ll
xray-custom-log.ll
xray-empty-firstmbb.mir
xray-empty-function.mir
xray-log-args.ll
xray-loop-detection.ll
xray-multiplerets-in-blocks.mir
xray-section-group.ll
xray-selective-instrumentation-miss.ll
xray-selective-instrumentation.ll
xray-tail-call-sled.ll
xray-typed-event-log.ll
xtest.ll
zero-remat.ll
zext-demanded.ll
zext-extract_subreg.ll [DAG] add undef simplifications for select nodes 2018-11-18 17:36:23 +00:00
zext-fold.ll
zext-inreg-0.ll
zext-inreg-1.ll
zext-logicop-shift-load.ll [X86] Add a pattern for (i64 (and (anyext def32:), 0x00000000FFFFFFFF)) to produce SUBREG_TO_REG 2019-01-27 03:37:05 +00:00
zext-sext.ll
zext-shl.ll
zext-trunc.ll
zlib-longest-match.ll