forked from OSchip/llvm-project
3a6eb5f160
Alas, using half the available vector registers in a single instruction is just too much for the register allocator to handle. The mve-vldst4.ll test here fails when these instructions are enabled at present. This patch disables the generation of VLD4 and VST4 by adding a mve-max-interleave-factor option, which we currently default to 2. Differential Revision: https://reviews.llvm.org/D71109 |
||
|---|---|---|
| .. | ||
| interleaved-accesses-extract-user.ll | ||
| interleaved-accesses.ll | ||
| lit.local.cfg | ||