forked from OSchip/llvm-project
c5a154db48
Summary: We now have two sets of generated TableGen files, one for R600 and one for GCN, so each sub-target now has its own tables of instructions, registers, ISel patterns, etc. This should help reduce compile time since each sub-target now only has to consider information that is specific to itself. This will also help prevent the R600 sub-target from slowing down new features for GCN, like disassembler support, GlobalISel, etc. Reviewers: arsenm, nhaehnle, jvesely Reviewed By: arsenm Subscribers: MatzeB, kzhuravl, wdng, mgorny, yaxunl, dstuttard, tpr, t-tye, javed.absar, llvm-commits Differential Revision: https://reviews.llvm.org/D46365 llvm-svn: 335942 |
||
---|---|---|
.. | ||
AMDGPUAsmUtils.cpp | ||
AMDGPUAsmUtils.h | ||
AMDGPUBaseInfo.cpp | ||
AMDGPUBaseInfo.h | ||
AMDGPULaneDominator.cpp | ||
AMDGPULaneDominator.h | ||
AMDKernelCodeTInfo.h | ||
AMDKernelCodeTUtils.cpp | ||
AMDKernelCodeTUtils.h | ||
CMakeLists.txt | ||
LLVMBuild.txt |