forked from OSchip/llvm-project
231 lines
5.8 KiB
LLVM
231 lines
5.8 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s \
|
|
; RUN: | FileCheck -check-prefix=RV64I %s
|
|
|
|
; Check indexed and unindexed, sext, zext and anyext loads
|
|
|
|
define dso_local i64 @lb(i8 *%a) nounwind {
|
|
; RV64I-LABEL: lb:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lb a1, 1(a0)
|
|
; RV64I-NEXT: lb a0, 0(a0)
|
|
; RV64I-NEXT: mv a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = getelementptr i8, i8* %a, i32 1
|
|
%2 = load i8, i8* %1
|
|
%3 = sext i8 %2 to i64
|
|
; the unused load will produce an anyext for selection
|
|
%4 = load volatile i8, i8* %a
|
|
ret i64 %3
|
|
}
|
|
|
|
define dso_local i64 @lh(i16 *%a) nounwind {
|
|
; RV64I-LABEL: lh:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lh a1, 4(a0)
|
|
; RV64I-NEXT: lh a0, 0(a0)
|
|
; RV64I-NEXT: mv a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = getelementptr i16, i16* %a, i32 2
|
|
%2 = load i16, i16* %1
|
|
%3 = sext i16 %2 to i64
|
|
; the unused load will produce an anyext for selection
|
|
%4 = load volatile i16, i16* %a
|
|
ret i64 %3
|
|
}
|
|
|
|
define dso_local i64 @lw(i32 *%a) nounwind {
|
|
; RV64I-LABEL: lw:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lw a1, 12(a0)
|
|
; RV64I-NEXT: lw a0, 0(a0)
|
|
; RV64I-NEXT: mv a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = getelementptr i32, i32* %a, i32 3
|
|
%2 = load i32, i32* %1
|
|
%3 = sext i32 %2 to i64
|
|
; the unused load will produce an anyext for selection
|
|
%4 = load volatile i32, i32* %a
|
|
ret i64 %3
|
|
}
|
|
|
|
define dso_local i64 @lbu(i8 *%a) nounwind {
|
|
; RV64I-LABEL: lbu:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lbu a1, 4(a0)
|
|
; RV64I-NEXT: lbu a0, 0(a0)
|
|
; RV64I-NEXT: add a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
%1 = getelementptr i8, i8* %a, i32 4
|
|
%2 = load i8, i8* %1
|
|
%3 = zext i8 %2 to i64
|
|
%4 = load volatile i8, i8* %a
|
|
%5 = zext i8 %4 to i64
|
|
%6 = add i64 %3, %5
|
|
ret i64 %6
|
|
}
|
|
|
|
define dso_local i64 @lhu(i16 *%a) nounwind {
|
|
; RV64I-LABEL: lhu:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lhu a1, 10(a0)
|
|
; RV64I-NEXT: lhu a0, 0(a0)
|
|
; RV64I-NEXT: add a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
%1 = getelementptr i16, i16* %a, i32 5
|
|
%2 = load i16, i16* %1
|
|
%3 = zext i16 %2 to i64
|
|
%4 = load volatile i16, i16* %a
|
|
%5 = zext i16 %4 to i64
|
|
%6 = add i64 %3, %5
|
|
ret i64 %6
|
|
}
|
|
|
|
define dso_local i64 @lwu(i32 *%a) nounwind {
|
|
; RV64I-LABEL: lwu:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lwu a1, 24(a0)
|
|
; RV64I-NEXT: lwu a0, 0(a0)
|
|
; RV64I-NEXT: add a0, a1, a0
|
|
; RV64I-NEXT: ret
|
|
%1 = getelementptr i32, i32* %a, i32 6
|
|
%2 = load i32, i32* %1
|
|
%3 = zext i32 %2 to i64
|
|
%4 = load volatile i32, i32* %a
|
|
%5 = zext i32 %4 to i64
|
|
%6 = add i64 %3, %5
|
|
ret i64 %6
|
|
}
|
|
|
|
; Check indexed and unindexed stores
|
|
|
|
define dso_local void @sb(i8 *%a, i8 %b) nounwind {
|
|
; RV64I-LABEL: sb:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: sb a1, 0(a0)
|
|
; RV64I-NEXT: sb a1, 7(a0)
|
|
; RV64I-NEXT: ret
|
|
store i8 %b, i8* %a
|
|
%1 = getelementptr i8, i8* %a, i32 7
|
|
store i8 %b, i8* %1
|
|
ret void
|
|
}
|
|
|
|
define dso_local void @sh(i16 *%a, i16 %b) nounwind {
|
|
; RV64I-LABEL: sh:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: sh a1, 0(a0)
|
|
; RV64I-NEXT: sh a1, 16(a0)
|
|
; RV64I-NEXT: ret
|
|
store i16 %b, i16* %a
|
|
%1 = getelementptr i16, i16* %a, i32 8
|
|
store i16 %b, i16* %1
|
|
ret void
|
|
}
|
|
|
|
define dso_local void @sw(i32 *%a, i32 %b) nounwind {
|
|
; RV64I-LABEL: sw:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: sw a1, 0(a0)
|
|
; RV64I-NEXT: sw a1, 36(a0)
|
|
; RV64I-NEXT: ret
|
|
store i32 %b, i32* %a
|
|
%1 = getelementptr i32, i32* %a, i32 9
|
|
store i32 %b, i32* %1
|
|
ret void
|
|
}
|
|
|
|
; 64-bit loads and stores
|
|
|
|
define dso_local i64 @ld(i64 *%a) nounwind {
|
|
; RV64I-LABEL: ld:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: ld a1, 80(a0)
|
|
; RV64I-NEXT: ld a0, 0(a0)
|
|
; RV64I-NEXT: mv a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = getelementptr i64, i64* %a, i32 10
|
|
%2 = load i64, i64* %1
|
|
%3 = load volatile i64, i64* %a
|
|
ret i64 %2
|
|
}
|
|
|
|
define dso_local void @sd(i64 *%a, i64 %b) nounwind {
|
|
; RV64I-LABEL: sd:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: sd a1, 0(a0)
|
|
; RV64I-NEXT: sd a1, 88(a0)
|
|
; RV64I-NEXT: ret
|
|
store i64 %b, i64* %a
|
|
%1 = getelementptr i64, i64* %a, i32 11
|
|
store i64 %b, i64* %1
|
|
ret void
|
|
}
|
|
|
|
; Check load and store to an i1 location
|
|
define dso_local i64 @load_sext_zext_anyext_i1(i1 *%a) nounwind {
|
|
; RV64I-LABEL: load_sext_zext_anyext_i1:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lbu a1, 1(a0)
|
|
; RV64I-NEXT: lbu a2, 2(a0)
|
|
; RV64I-NEXT: lb a0, 0(a0)
|
|
; RV64I-NEXT: sub a0, a2, a1
|
|
; RV64I-NEXT: ret
|
|
; sextload i1
|
|
%1 = getelementptr i1, i1* %a, i32 1
|
|
%2 = load i1, i1* %1
|
|
%3 = sext i1 %2 to i64
|
|
; zextload i1
|
|
%4 = getelementptr i1, i1* %a, i32 2
|
|
%5 = load i1, i1* %4
|
|
%6 = zext i1 %5 to i64
|
|
%7 = add i64 %3, %6
|
|
; extload i1 (anyext). Produced as the load is unused.
|
|
%8 = load volatile i1, i1* %a
|
|
ret i64 %7
|
|
}
|
|
|
|
define dso_local i16 @load_sext_zext_anyext_i1_i16(i1 *%a) nounwind {
|
|
; RV64I-LABEL: load_sext_zext_anyext_i1_i16:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lbu a1, 1(a0)
|
|
; RV64I-NEXT: lbu a2, 2(a0)
|
|
; RV64I-NEXT: lb a0, 0(a0)
|
|
; RV64I-NEXT: sub a0, a2, a1
|
|
; RV64I-NEXT: ret
|
|
; sextload i1
|
|
%1 = getelementptr i1, i1* %a, i32 1
|
|
%2 = load i1, i1* %1
|
|
%3 = sext i1 %2 to i16
|
|
; zextload i1
|
|
%4 = getelementptr i1, i1* %a, i32 2
|
|
%5 = load i1, i1* %4
|
|
%6 = zext i1 %5 to i16
|
|
%7 = add i16 %3, %6
|
|
; extload i1 (anyext). Produced as the load is unused.
|
|
%8 = load volatile i1, i1* %a
|
|
ret i16 %7
|
|
}
|
|
|
|
; Check load and store to a global
|
|
@G = dso_local global i64 0
|
|
|
|
define dso_local i64 @ld_sd_global(i64 %a) nounwind {
|
|
; RV64I-LABEL: ld_sd_global:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: lui a2, %hi(G)
|
|
; RV64I-NEXT: ld a1, %lo(G)(a2)
|
|
; RV64I-NEXT: sd a0, %lo(G)(a2)
|
|
; RV64I-NEXT: addi a2, a2, %lo(G)
|
|
; RV64I-NEXT: ld a3, 72(a2)
|
|
; RV64I-NEXT: sd a0, 72(a2)
|
|
; RV64I-NEXT: mv a0, a1
|
|
; RV64I-NEXT: ret
|
|
%1 = load volatile i64, i64* @G
|
|
store i64 %a, i64* @G
|
|
%2 = getelementptr i64, i64* @G, i64 9
|
|
%3 = load volatile i64, i64* %2
|
|
store i64 %a, i64* %2
|
|
ret i64 %1
|
|
}
|