llvm-project/llvm/test/CodeGen/AVR/pseudo/ADDWRdRr.mir

25 lines
545 B
YAML

# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit add pseudo instruction.
--- |
target triple = "avr--"
define void @test_addwrdrr() {
entry:
ret void
}
...
---
name: test_addwrdrr
body: |
bb.0.entry:
; CHECK-LABEL: test_addwrdrr
; CHECK: %r14 = ADDRdRr %r14, %r20, implicit-def %sreg
; CHECK-LABEL: %r15 = ADCRdRr %r15, %r21, implicit-def %sreg, implicit killed %sreg
%r15r14 = ADDWRdRr %r15r14, %r21r20, implicit-def %sreg
...