forked from OSchip/llvm-project
33435c4c9c
This adds support for the new 32-bit vector float instructions of z14. This includes: - Enabling the instructions for the assembler/disassembler. - CodeGen for the instructions, including new LLVM intrinsics. - Scheduler description support for the instructions. - Update to the vector cost function calculations. In general, CodeGen support for the new v4f32 instructions closely matches support for the existing v2f64 instructions. llvm-svn: 308195 |
||
---|---|---|
.. | ||
cmp-ext.ll | ||
cmpsel.ll | ||
div-pow2.ll | ||
ext-load.ll | ||
fp-arith.ll | ||
fp-cast.ll | ||
int-arith.ll | ||
int-cast.ll | ||
intrinsic-cost-crash.ll | ||
lit.local.cfg | ||
load_store.ll | ||
logical.ll | ||
memop-folding-int-arith.ll | ||
scalar-cmp-cmp-log-sel.ll | ||
shuffle.ll | ||
vectorinstrs.ll |