| .. |
|
AsmParser
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
Disassembler
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
MCTargetDesc
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
TargetInfo
|
CMake: Make most target symbols hidden by default
|
2020-01-14 19:46:52 -08:00 |
|
Utils
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
AMDGPU.h
|
AMDGPU/GlobalISel: Add stub reg-bank aware combiner pass
|
2020-05-31 20:40:14 -04:00 |
|
AMDGPU.td
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
AMDGPUAliasAnalysis.cpp
|
AMDGPU: Skip GetUnderlyingObject check in pointsToConstantMemory
|
2020-05-09 16:00:08 -04:00 |
|
AMDGPUAliasAnalysis.h
|
Remove orphan AMDGPUAAResult::Aliases and AMDGPUAAResult::PathAliases declarations. NFC.
|
2020-06-25 16:00:44 +01:00 |
|
AMDGPUAlwaysInlinePass.cpp
|
AMDGPU: Hack out noinline on functions using LDS globals
|
2020-04-02 14:12:07 -04:00 |
|
AMDGPUAnnotateKernelFeatures.cpp
|
AMDGPU: Annotate functions that have stack objects
|
2020-05-19 18:51:00 -04:00 |
|
AMDGPUAnnotateUniformValues.cpp
|
AMDGPU: Fix not using scalar loads for global reads in shaders
|
2020-06-02 09:49:23 -04:00 |
|
AMDGPUArgumentUsageInfo.cpp
|
AMDGPU: Add flag to used fixed function ABI
|
2020-03-13 13:27:05 -07:00 |
|
AMDGPUArgumentUsageInfo.h
|
AMDGPUArgumentUsageInfo.h - cleanup includes and forward declarations. NFC.
|
2020-04-24 16:21:37 +01:00 |
|
AMDGPUAsmPrinter.cpp
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
AMDGPUAsmPrinter.h
|
[AsmPrinter][MCStreamer] De-capitalize EmitInstruction and EmitCFI*
|
2020-02-13 22:08:55 -08:00 |
|
AMDGPUAtomicOptimizer.cpp
|
[SVE] Eliminate calls to default-false VectorType::get() from AMDGPU
|
2020-05-29 17:54:17 -07:00 |
|
AMDGPUCallLowering.cpp
|
[Alignment][NFC] Transition and simplify calls to DL::getABITypeAlignment
|
2020-07-01 14:31:56 +00:00 |
|
AMDGPUCallLowering.h
|
[Alignment][NFC] Transition to inferAlignFromPtrInfo
|
2020-03-31 08:06:49 +00:00 |
|
AMDGPUCallingConv.td
|
[AMDGPU] Introduce more scratch registers in the ABI.
|
2020-05-05 23:02:58 +05:30 |
|
AMDGPUCodeGenPrepare.cpp
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
AMDGPUCombine.td
|
AMDGPU/GlobalISel: Add stub reg-bank aware combiner pass
|
2020-05-31 20:40:14 -04:00 |
|
AMDGPUExportClustering.cpp
|
[AMDGPU] Strengthen export cluster ordering
|
2020-05-13 23:07:37 +09:00 |
|
AMDGPUExportClustering.h
|
[AMDGPU] Cluster shader exports
|
2020-05-07 19:05:38 +09:00 |
|
AMDGPUFeatures.td
|
AMDGPU: Change internal tracking of wave size
|
2020-06-01 17:55:08 -04:00 |
|
AMDGPUFixFunctionBitcasts.cpp
|
AMDGPU.h - reduce TargetMachine.h include. NFC.
|
2020-05-24 15:27:41 +01:00 |
|
AMDGPUFrameLowering.cpp
|
…
|
|
|
AMDGPUFrameLowering.h
|
[Alignment][NFC] Deprecate Align::None()
|
2020-01-24 12:53:58 +01:00 |
|
AMDGPUGISel.td
|
[llvm] NFC: Fix trivial typo in rst and td files
|
2020-04-23 14:26:32 +09:00 |
|
AMDGPUGenRegisterBankInfo.def
|
[AMDGPU][GlobalISel] Revise handling of wide loads in RegBankSelect
|
2020-05-11 18:10:16 -07:00 |
|
AMDGPUGlobalISelUtils.cpp
|
AMDGPU/GlobalISel: Select G_SHUFFLE_VECTOR
|
2020-02-21 13:35:40 -05:00 |
|
AMDGPUGlobalISelUtils.h
|
AMDGPU/GlobalISel: Start selecting image intrinsics
|
2020-03-30 17:33:04 -04:00 |
|
AMDGPUHSAMetadataStreamer.cpp
|
[Alignment][NFC] Transition and simplify calls to DL::getABITypeAlignment
|
2020-07-01 14:31:56 +00:00 |
|
AMDGPUHSAMetadataStreamer.h
|
[Alignment][NFC] Transition and simplify calls to DL::getABITypeAlignment
|
2020-07-01 14:31:56 +00:00 |
|
AMDGPUISelDAGToDAG.cpp
|
[SDAG] Add new AssertAlign ISD node.
|
2020-06-23 00:51:11 -04:00 |
|
AMDGPUISelLowering.cpp
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
AMDGPUISelLowering.h
|
AMDGPU: Remove intermediate DAG node for trig_preop intrinsic
|
2020-06-16 21:06:25 -04:00 |
|
AMDGPUInline.cpp
|
Revert "Revert "[llvm][NFC] Cleanup uses of std::function in Inlining-related APIs""
|
2020-05-15 12:29:16 -07:00 |
|
AMDGPUInstrInfo.cpp
|
[AMDGPU] Remove AMDGPURegisterInfo
|
2020-02-11 11:13:38 -08:00 |
|
AMDGPUInstrInfo.h
|
AMDGPU/GlobalISel: Change intrinsic ID for _L to _LZ opt
|
2020-04-01 13:03:02 -04:00 |
|
AMDGPUInstrInfo.td
|
AMDGPU: Remove intermediate DAG node for trig_preop intrinsic
|
2020-06-16 21:06:25 -04:00 |
|
AMDGPUInstructionSelector.cpp
|
AMDGPU/GlobalISel: Select icmp intrinsic
|
2020-06-30 10:57:41 +02:00 |
|
AMDGPUInstructionSelector.h
|
AMDGPU/GlobalISel: Select icmp intrinsic
|
2020-06-30 10:57:41 +02:00 |
|
AMDGPUInstructions.td
|
AMDGPU: Add llvm.amdgcn.sqrt intrinsic
|
2020-06-26 15:07:07 -04:00 |
|
AMDGPULegalizerInfo.cpp
|
AMDGPU/GlobalISel: Fix some legalization of < dword vector stores
|
2020-06-26 18:07:39 -04:00 |
|
AMDGPULegalizerInfo.h
|
AMDGPU/GlobalISel: Legalize 64-bit G_SDIV/G_SREM
|
2020-06-24 11:39:45 -04:00 |
|
AMDGPULibCalls.cpp
|
[AMDGPU][NFC] Skip processing intrinsics that do not become real instructions
|
2020-06-09 03:45:33 +03:00 |
|
AMDGPULibFunc.cpp
|
[SVE] Eliminate calls to default-false VectorType::get() from AMDGPU
|
2020-05-29 17:54:17 -07:00 |
|
AMDGPULibFunc.h
|
AMDGPULibFunc - fix include order. NFC.
|
2020-05-24 13:25:59 +01:00 |
|
AMDGPULowerIntrinsics.cpp
|
AMDGPU: Add flag to control mem intrinsic expansion
|
2020-02-03 14:26:01 -08:00 |
|
AMDGPULowerKernelArguments.cpp
|
[Alignment][NFC] Transition and simplify calls to DL::getABITypeAlignment
|
2020-07-01 14:31:56 +00:00 |
|
AMDGPULowerKernelAttributes.cpp
|
…
|
|
|
AMDGPUMCInstLower.cpp
|
[AsmPrinter][MCStreamer] De-capitalize EmitInstruction and EmitCFI*
|
2020-02-13 22:08:55 -08:00 |
|
AMDGPUMachineCFGStructurizer.cpp
|
…
|
|
|
AMDGPUMachineFunction.cpp
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
AMDGPUMachineFunction.h
|
Remove GlobalValue::getAlignment().
|
2020-06-23 19:13:42 -07:00 |
|
AMDGPUMachineModuleInfo.cpp
|
…
|
|
|
AMDGPUMachineModuleInfo.h
|
…
|
|
|
AMDGPUMacroFusion.cpp
|
[AMDGPU] Extend macro fusion for ADDC and SUBB to SUBBREV
|
2020-03-11 17:59:21 +00:00 |
|
AMDGPUMacroFusion.h
|
…
|
|
|
AMDGPUOpenCLEnqueuedBlockLowering.cpp
|
Avoid SmallString.h include in MD5.h, NFC
|
2020-02-26 09:10:24 -08:00 |
|
AMDGPUPTNote.h
|
…
|
|
|
AMDGPUPerfHintAnalysis.cpp
|
AMDGPU.h - reduce TargetMachine.h include. NFC.
|
2020-05-24 15:27:41 +01:00 |
|
AMDGPUPerfHintAnalysis.h
|
…
|
|
|
AMDGPUPostLegalizerCombiner.cpp
|
AMDGPU/GlobalISel: Fix asserts on non-s32 sitofp/uitofp sources
|
2020-06-23 10:00:35 -04:00 |
|
AMDGPUPreLegalizerCombiner.cpp
|
[gicombiner] Allow generated combiners to store additional members
|
2020-06-16 14:47:04 -07:00 |
|
AMDGPUPrintfRuntimeBinding.cpp
|
[SVE] Eliminate calls to default-false VectorType::get() from AMDGPU
|
2020-05-29 17:54:17 -07:00 |
|
AMDGPUPromoteAlloca.cpp
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
AMDGPUPropagateAttributes.cpp
|
[AMDGPU] Propagate amdgpu-waves-per-eu to callees
|
2020-03-26 14:43:44 -07:00 |
|
AMDGPURegBankCombiner.cpp
|
[gicombiner] Allow generated combiners to store additional members
|
2020-06-16 14:47:04 -07:00 |
|
AMDGPURegisterBankInfo.cpp
|
AMDGPU/GlobalISel: Select init_exec intrinsic
|
2020-07-01 11:50:59 +02:00 |
|
AMDGPURegisterBankInfo.h
|
AMDGPU/GlobalISel: Fix 8-byte aligned, 96-bit scalar loads
|
2020-06-15 11:33:16 -04:00 |
|
AMDGPURegisterBanks.td
|
[AMDGPU] Define AGPR subregs
|
2020-04-28 15:30:43 -07:00 |
|
AMDGPURewriteOutArguments.cpp
|
[SVE] Remove usages of VectorType::getNumElements() from AMDGPU
|
2020-05-13 15:57:55 -07:00 |
|
AMDGPUSearchableTables.td
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
AMDGPUSubtarget.cpp
|
[Alignment][NFC] Transition and simplify calls to DL::getABITypeAlignment
|
2020-07-01 14:31:56 +00:00 |
|
AMDGPUSubtarget.h
|
AMDGPU: Don't pass MachineFunction if only the IR Function is used
|
2020-06-18 11:06:46 -04:00 |
|
AMDGPUTargetMachine.cpp
|
[AMDGPU] Simplify GCNPassConfig::addOptimizedRegAlloc. NFC.
|
2020-06-17 15:56:15 +01:00 |
|
AMDGPUTargetMachine.h
|
AMDGPU: Fix wrong null value for private address space
|
2020-05-26 16:35:13 -04:00 |
|
AMDGPUTargetObjectFile.cpp
|
…
|
|
|
AMDGPUTargetObjectFile.h
|
AMDGPUTargetObjectFile.h - remove unnecessary includes. NFC.
|
2020-05-24 13:57:02 +01:00 |
|
AMDGPUTargetTransformInfo.cpp
|
[Alignment][NFC] Migrate TTI::isLegalToVectorize{Load,Store}Chain to Align
|
2020-06-26 14:14:27 +00:00 |
|
AMDGPUTargetTransformInfo.h
|
[Alignment][NFC] Migrate TTI::isLegalToVectorize{Load,Store}Chain to Align
|
2020-06-26 14:14:27 +00:00 |
|
AMDGPUUnifyDivergentExitNodes.cpp
|
Correctly report modified status for AMDGPUUnifyDivergentExitNodes
|
2020-06-05 19:49:37 +01:00 |
|
AMDGPUUnifyMetadata.cpp
|
…
|
|
|
AMDILCFGStructurizer.cpp
|
…
|
|
|
AMDKernelCodeT.h
|
…
|
|
|
BUFInstructions.td
|
AMDGPU: Remove mayLoad/mayStore from some side effecting intrinsics
|
2020-06-18 14:12:19 -04:00 |
|
CMakeLists.txt
|
AMDGPU/GlobalISel: Add stub reg-bank aware combiner pass
|
2020-05-31 20:40:14 -04:00 |
|
CaymanInstructions.td
|
AMDGPU/EG,CM: Implement fsqrt using recip(rsqrt(x)) instead of x * rsqrt(x)
|
2020-02-05 00:24:07 -05:00 |
|
DSInstructions.td
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
EvergreenInstructions.td
|
[TableGen] Drop deprecated leading # operation (NOP) and replace ## with #
|
2020-04-25 16:26:45 -07:00 |
|
FLATInstructions.td
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
GCNDPPCombine.cpp
|
AMDGPU: Use IsSSA property check instead of asserting on isSSA
|
2020-06-29 10:05:23 -04:00 |
|
GCNHazardRecognizer.cpp
|
[AMDGPU] Don't implement GCNHazardRecognizer::PreEmitNoops(SUnit *)
|
2020-05-06 16:11:19 +01:00 |
|
GCNHazardRecognizer.h
|
[AMDGPU] Don't implement GCNHazardRecognizer::PreEmitNoops(SUnit *)
|
2020-05-06 16:11:19 +01:00 |
|
GCNILPSched.cpp
|
…
|
|
|
GCNIterativeScheduler.cpp
|
[AMDGPU] Add file headers for few files where it is missing.
|
2020-01-31 02:06:41 +05:30 |
|
GCNIterativeScheduler.h
|
[AMDGPU] Add file headers for few files where it is missing.
|
2020-01-31 02:06:41 +05:30 |
|
GCNMinRegStrategy.cpp
|
SmallPtrSet::find -> SmallPtrSet::count
|
2020-06-07 22:38:08 +02:00 |
|
GCNNSAReassign.cpp
|
AMDGPU/GFX10: Fix NSA reassign pass when operands are undef
|
2020-02-01 22:41:40 +01:00 |
|
GCNProcessors.td
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
GCNRegBankReassign.cpp
|
[AMDGPU] Use std::pair to return two values. NFC.
|
2020-06-26 11:47:12 +01:00 |
|
GCNRegPressure.cpp
|
[AMDGPU] Fix assumption about LaneBitmask content
|
2020-02-19 09:07:11 -08:00 |
|
GCNRegPressure.h
|
Upgrade some instances of std::sort to llvm::sort. NFC.
|
2020-03-28 19:23:29 +01:00 |
|
GCNSchedStrategy.cpp
|
[AMDGPU] Remove dubious logic in bidirectional list scheduler
|
2020-02-28 21:35:34 +00:00 |
|
GCNSchedStrategy.h
|
[AMDGPU] Attempt to reschedule withou clustering
|
2020-01-27 10:27:16 -08:00 |
|
LLVMBuild.txt
|
…
|
|
|
MIMGInstructions.td
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
R600.td
|
…
|
|
|
R600AsmPrinter.cpp
|
[MC] Add MCStreamer::emitInt{8,16,32,64}
|
2020-02-29 09:40:21 -08:00 |
|
R600AsmPrinter.h
|
[AsmPrinter][MCStreamer] De-capitalize EmitInstruction and EmitCFI*
|
2020-02-13 22:08:55 -08:00 |
|
R600ClauseMergePass.cpp
|
…
|
|
|
R600ControlFlowFinalizer.cpp
|
[AMDGPU] Make use of divideCeil. NFC.
|
2020-03-26 16:11:35 +00:00 |
|
R600Defines.h
|
…
|
|
|
R600EmitClauseMarkers.cpp
|
…
|
|
|
R600ExpandSpecialInstrs.cpp
|
[AMDGPU] Split R600 and GCN subregs
|
2020-02-10 08:29:56 -08:00 |
|
R600FrameLowering.cpp
|
CodeGen: Use Register in TargetFrameLowering
|
2020-04-07 17:07:44 -04:00 |
|
R600FrameLowering.h
|
CodeGen: Use Register in TargetFrameLowering
|
2020-04-07 17:07:44 -04:00 |
|
R600ISelLowering.cpp
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
R600ISelLowering.h
|
…
|
|
|
R600InstrFormats.td
|
…
|
|
|
R600InstrInfo.cpp
|
CodeGen: Use Register in TargetFrameLowering
|
2020-04-07 17:07:44 -04:00 |
|
R600InstrInfo.h
|
…
|
|
|
R600Instructions.td
|
AMDGPU: Remove denormal subtarget features
|
2020-04-02 17:17:12 -04:00 |
|
R600MachineFunctionInfo.cpp
|
…
|
|
|
R600MachineFunctionInfo.h
|
…
|
|
|
R600MachineScheduler.cpp
|
…
|
|
|
R600MachineScheduler.h
|
…
|
|
|
R600OpenCLImageTypeLoweringPass.cpp
|
…
|
|
|
R600OptimizeVectorRegisters.cpp
|
AMDGPU: Use Register
|
2020-06-30 12:13:08 -04:00 |
|
R600Packetizer.cpp
|
…
|
|
|
R600Processors.td
|
…
|
|
|
R600RegisterInfo.cpp
|
[TBLGEN] Allow to override RC weight
|
2020-02-14 15:49:52 -08:00 |
|
R600RegisterInfo.h
|
[TBLGEN] Allow to override RC weight
|
2020-02-14 15:49:52 -08:00 |
|
R600RegisterInfo.td
|
[TBLGEN] Allow to override RC weight
|
2020-02-14 15:49:52 -08:00 |
|
R600Schedule.td
|
…
|
|
|
R700Instructions.td
|
…
|
|
|
SIAddIMGInit.cpp
|
[AMDGPU] Split R600 and GCN subregs
|
2020-02-10 08:29:56 -08:00 |
|
SIAnnotateControlFlow.cpp
|
AMDGPU: Fix extra type mangling on llvm.amdgcn.if.break
|
2020-02-03 07:02:05 -08:00 |
|
SIDefines.h
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
SIFixSGPRCopies.cpp
|
[AMDGPU] Reject moving PHI to VALU if the only VGPR input originated from move immediate
|
2020-05-28 19:25:51 +03:00 |
|
SIFixVGPRCopies.cpp
|
…
|
|
|
SIFixupVectorISel.cpp
|
AMDGPU/GlobalISel: Skip DAG hack passes on selected functions
|
2020-02-17 08:33:17 -08:00 |
|
SIFoldOperands.cpp
|
[AMDGPU] Extend constant folding for logical operations
|
2020-04-07 14:37:16 -04:00 |
|
SIFormMemoryClauses.cpp
|
…
|
|
|
SIFrameLowering.cpp
|
[Alignment][NFC] Migrate MachineFrameInfo::CreateStackObject to Align
|
2020-07-01 07:28:11 +00:00 |
|
SIFrameLowering.h
|
For PAL, make sure Scratch Buffer Descriptor do not clobber GIT pointer
|
2020-05-06 10:31:15 -04:00 |
|
SIISelLowering.cpp
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
SIISelLowering.h
|
[Alignment][NFC] Migrate AMDGPU backend to Align
|
2020-06-29 11:56:06 +00:00 |
|
SIInsertHardClauses.cpp
|
[AMDGPU/MemOpsCluster] Let mem ops clustering logic also consider number of clustered bytes
|
2020-06-01 22:52:34 +05:30 |
|
SIInsertSkips.cpp
|
[AMDGPU] Moving SI_RETURN_TO_EPILOG handling out of SIInsertSkips.
|
2020-06-29 20:41:53 +05:30 |
|
SIInsertWaitcnts.cpp
|
[AMDGPU] Skip CFIInstructions in SIInsertWaitcnts
|
2020-06-17 12:41:03 -04:00 |
|
SIInstrFormats.td
|
AMDGPU: Start adding MODE register uses to instructions
|
2020-05-27 14:47:00 -04:00 |
|
SIInstrInfo.cpp
|
[AMDGPU][NFC] Remove redundant condition
|
2020-07-01 09:04:25 +02:00 |
|
SIInstrInfo.h
|
[AMDGPU] Select s_cselect
|
2020-06-25 10:38:23 +02:00 |
|
SIInstrInfo.td
|
Revert "[AMDGPU] Enable compare operations to be selected by divergence"
|
2020-06-24 11:21:30 -04:00 |
|
SIInstructions.td
|
AMDGPU/GlobalISel: Select init_exec intrinsic
|
2020-07-01 11:50:59 +02:00 |
|
SILoadStoreOptimizer.cpp
|
AMDGPU: Use IsSSA property check instead of asserting on isSSA
|
2020-06-29 10:05:23 -04:00 |
|
SILowerControlFlow.cpp
|
[AMDGPU] Limit endcf-collapase to simple if
|
2020-04-07 10:27:23 -07:00 |
|
SILowerI1Copies.cpp
|
AMDGPU/GlobalISel: Skip DAG hack passes on selected functions
|
2020-02-17 08:33:17 -08:00 |
|
SILowerSGPRSpills.cpp
|
[Alignment][NFC] Migrate MachineFrameInfo::CreateStackObject to Align
|
2020-07-01 07:28:11 +00:00 |
|
SIMachineFunctionInfo.cpp
|
[AMDGPU] Spill more than wavesize CSR SGPRs
|
2020-07-01 07:40:47 +00:00 |
|
SIMachineFunctionInfo.h
|
[AMDGPU] Enable base pointer.
|
2020-05-17 16:13:55 +05:30 |
|
SIMachineScheduler.cpp
|
[AMDGPU] Use generated RegisterPressureSets enum
|
2020-02-18 10:34:03 -08:00 |
|
SIMachineScheduler.h
|
[AMDGPU] Use generated RegisterPressureSets enum
|
2020-02-18 10:34:03 -08:00 |
|
SIMemoryLegalizer.cpp
|
[AMDGPU] Skip generating cache invalidating instructions on AMDPAL
|
2020-04-24 13:53:44 +02:00 |
|
SIModeRegister.cpp
|
[AMDGPU] Avoid redundant mode register writes
|
2020-06-24 14:11:29 +01:00 |
|
SIOptimizeExecMasking.cpp
|
…
|
|
|
SIOptimizeExecMaskingPreRA.cpp
|
[AMDGPU] Don't assert on partial exec copy
|
2020-04-12 21:14:36 -07:00 |
|
SIPeepholeSDWA.cpp
|
AMDGPU: Fix dropping MI flags when rewriting instructions
|
2020-05-27 13:27:06 -04:00 |
|
SIPostRABundler.cpp
|
AMDGPU: Do not bundle inline asm
|
2020-06-14 13:24:50 -04:00 |
|
SIPreAllocateWWMRegs.cpp
|
…
|
|
|
SIPreEmitPeephole.cpp
|
[AMDGPU] Moving SI_RETURN_TO_EPILOG handling out of SIInsertSkips.
|
2020-06-29 20:41:53 +05:30 |
|
SIProgramInfo.h
|
…
|
|
|
SIRegisterInfo.cpp
|
AMDGPU: Use Register
|
2020-06-30 12:13:08 -04:00 |
|
SIRegisterInfo.h
|
[NFC] Move getAll{S,V}GPR{32,128} methods to SIFrameLowering
|
2020-06-17 12:08:09 -04:00 |
|
SIRegisterInfo.td
|
AMDGPU: Define mode register
|
2020-05-23 13:24:42 -04:00 |
|
SIRemoveShortExecBranches.cpp
|
[AMDGPU] Don't remove short branches over kills
|
2020-02-03 09:26:52 +00:00 |
|
SISchedule.td
|
[AMDGPU] More accurate gfx10 latencies
|
2020-06-04 10:29:32 +01:00 |
|
SIShrinkInstructions.cpp
|
[AMDGPU] Add gfx1030 target
|
2020-06-15 16:18:05 -07:00 |
|
SIWholeQuadMode.cpp
|
[AMDGPU] Update more live intervals in SIWholeQuadMode
|
2020-06-22 13:50:15 +01:00 |
|
SMInstructions.td
|
AMDGPU: Remove mayLoad/mayStore from some side effecting intrinsics
|
2020-06-18 14:12:19 -04:00 |
|
SOPInstructions.td
|
[AMDGPU] Select s_cselect
|
2020-06-25 10:38:23 +02:00 |
|
VIInstrFormats.td
|
…
|
|
|
VOP1Instructions.td
|
AMDGPU: Add llvm.amdgcn.sqrt intrinsic
|
2020-06-26 15:07:07 -04:00 |
|
VOP2Instructions.td
|
AMDGPU: Don't use 16-bit FP inline constants in integer operands
|
2020-06-17 19:14:10 -04:00 |
|
VOP3Instructions.td
|
AMDGPU: Remove intermediate DAG node for trig_preop intrinsic
|
2020-06-16 21:06:25 -04:00 |
|
VOP3PInstructions.td
|
AMDGPU: Select strict_fmul
|
2020-06-04 17:49:00 -04:00 |
|
VOPCInstructions.td
|
AMDGPU: Start adding MODE register uses to instructions
|
2020-05-27 14:47:00 -04:00 |
|
VOPInstructions.td
|
AMDGPU: Set mayRaiseFPException
|
2020-06-04 17:35:27 -04:00 |
d3085c2501