maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/AArch64
History
Nemanja Ivanovic 92a8c36735 [DAGCombine] Optimize pow(X, 0.75) to sqrt(X) * sqrt(sqrt(X)) 
The sqrt case is faster and we already do this for the case where
the exponent is 0.25. This adds the 0.75 case which is also not
sensitive to signed zeros.

Patch by Whitney Tsang (Whitney)

Differential revision: https://reviews.llvm.org/D57434

llvm-svn: 353557
 		2019-02-08 19:50:58 +00:00
..
GlobalISel [GISel][NFC]: Add missing call to record CSE hits in the CSEMIRBuilder 2019-02-08 19:41:13 +00:00
128bit_load_store.ll
…
O0-pipeline.ll [GISel]: Add support for CSEing continuously during GISel passes. 2019-01-16 00:40:37 +00:00
O3-pipeline.ll Introduce control flow speculation tracking pass for AArch64 2018-12-18 08:50:02 +00:00
PBQP-chain.ll
…
PBQP-coalesce-benefit.ll
…
PBQP-csr.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
PBQP.ll
…
Redundantstore.ll
…
a57-csel.ll
…
aarch-multipart.ll
…
aarch64-2014-08-11-MachineCombinerCrash.ll [DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label. 2018-05-09 02:40:45 +00:00
aarch64-2014-12-02-combine-soften.ll
…
aarch64-DAGCombine-findBetterNeighborChains-crash.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
aarch64-a57-fp-load-balancing.ll [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 2017-12-07 10:40:31 +00:00
aarch64-address-type-promotion-assertion.ll
…
aarch64-address-type-promotion.ll
…
aarch64-addv.ll Re-commit r302678, fixing PR33053. 2017-05-16 21:29:22 +00:00
aarch64-be-bv.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
aarch64-codegen-prepare-atp.ll [CodeGenPrep] move aarch64-type-promotion to CGP 2017-04-03 19:20:07 +00:00
aarch64-combine-fmul-fsub.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
aarch64-dynamic-stack-layout.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
aarch64-fix-cortex-a53-835769.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
aarch64-fold-lslfast.ll Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding" 2018-02-27 16:59:10 +00:00
aarch64-gep-opt.ll Turn on -addr-sink-using-gep by default. 2017-04-06 22:42:18 +00:00
aarch64-insert-subvector-undef.ll [AArch64] add missing pattern for insert_subvector undef 2018-03-07 22:07:13 +00:00
aarch64-interleaved-ld-combine.ll Subject: [PATCH] [CodeGen] Add pass to combine interleaved loads. 2018-11-19 14:26:10 +00:00
aarch64-loop-gep-opt.ll [AArch64] Use LateSimplifyCFG after expanding atomic operations. 2017-10-03 22:39:24 +00:00
aarch64-minmaxv.ll Re-commit r302678, fixing PR33053. 2017-05-16 21:29:22 +00:00
aarch64-named-reg-w18.ll [AArch64] Reserve x18 register on Fuchsia 2018-04-01 23:44:04 +00:00
aarch64-named-reg-x18.ll [AArch64] Reserve x18 register on Fuchsia 2018-04-01 23:44:04 +00:00
aarch64-neon-v1i1-setcc.ll
…
aarch64-smax-constantfold.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
aarch64-smull.ll [AArch64] make test immune to scalarization improvements; NFC 2018-12-14 17:44:07 +00:00
aarch64-stp-cluster.ll [CodeGen] Use MIR syntax for MachineMemOperand printing 2018-03-14 21:52:13 +00:00
aarch64-tbz.ll
…
aarch64-tryBitfieldInsertOpFromOr-crash.ll
…
aarch64-vcvtfp2fxs-combine.ll
…
aarch64-vector-pcs.mir [AArch64] Implement aarch64_vector_pcs codegen support. 2018-09-12 12:10:22 +00:00
aarch64-vuzp.ll [x86][aarch64] ask the backend whether it has a vector blend instruction 2018-03-09 14:29:21 +00:00
aarch64-wide-shuffle.ll
…
aarch64_f16_be.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
aarch64_tree_tests.ll Partial revert of "NFC - Various typo fixes in tests" 2018-07-05 08:42:16 +00:00
aarch64_win64cc_vararg.ll [AArch64] Rewrite stack frame handling for win64 vararg functions 2017-08-01 21:13:54 +00:00
adc.ll
…
addcarry-crash.ll Fix addcarry-crash.ll 2017-06-01 14:24:31 +00:00
addr-of-ret-addr.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
addsub-shifted.ll
…
addsub.ll Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
addsub_ext.ll
…
alloca.ll
…
analyze-branch.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
analyzecmp.ll
…
and-mask-removal.ll [AArch64] Swap comparison operands if that enables some folding. 2018-10-13 07:43:56 +00:00
and-sink.ll [CodeGenPrepare] Sink and duplicate more 'and' instructions. 2017-02-21 18:53:14 +00:00
andandshift.ll NFC - Various typo fixes in tests 2018-07-04 13:28:39 +00:00
apple-latest-cpu.ll [AArch64] Add 'apple-latest' CPU alias 2019-01-28 19:27:33 +00:00
argument-blocks.ll In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled. 2017-03-14 00:34:14 +00:00
arm64-2011-03-09-CPSRSpill.ll
…
arm64-2011-03-17-AsmPrinterCrash.ll Remove irrelevant references to legacy git repositories from 2019-01-15 16:18:52 +00:00
arm64-2011-03-21-Unaligned-Frame-Index.ll
…
arm64-2011-04-21-CPSRBug.ll
…
arm64-2011-10-18-LdStOptBug.ll
…
arm64-2012-01-11-ComparisonDAGCrash.ll
…
arm64-2012-05-07-DAGCombineVectorExtract.ll
…
arm64-2012-05-07-MemcpyAlignBug.ll [AArch64] Gangup loads and stores for pairing. 2018-05-16 15:36:52 +00:00
arm64-2012-05-09-LOADgot-bug.ll
…
arm64-2012-05-22-LdStOptBug.ll [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 2017-12-07 10:40:31 +00:00
arm64-2012-06-06-FPToUI.ll
…
arm64-2012-07-11-InstrEmitterBug.ll
…
arm64-2013-01-13-ffast-fcmp.ll
…
arm64-2013-01-23-frem-crash.ll
…
arm64-2013-01-23-sext-crash.ll
…
arm64-2013-02-12-shufv8i8.ll
…
arm64-AdvSIMD-Scalar.ll Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding" 2018-02-27 16:59:10 +00:00
arm64-AnInfiniteLoopInDAGCombine.ll
…
arm64-EXT-undef-mask.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-aapcs-be.ll
…
arm64-aapcs.ll [DAGCombiner] Set the right SDLoc on a newly-created zextload (1/N) 2018-05-01 19:26:15 +00:00
arm64-abi-varargs.ll [DAGCombine] Improve alias analysis for chain of independent stores. 2018-11-08 19:14:20 +00:00
arm64-abi.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
arm64-abi_align.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
arm64-addp.ll
…
arm64-addr-mode-folding.ll NFC - Various typo fixes in tests 2018-07-04 13:28:39 +00:00
arm64-addr-type-promotion.ll Revert "[AArch64] Coalesce Copy Zero during instruction selection" 2018-06-21 16:05:24 +00:00
arm64-addrmode.ll Reland r329956, "AArch64: Introduce a DAG combine for folding offsets into addresses.", with a fix for the bot failure. 2018-04-23 19:09:34 +00:00
arm64-alloc-no-stack-realign.ll
…
arm64-alloca-frame-pointer-offset.ll [AArch64] Use FP to access the emergency spill slot 2018-04-10 11:29:40 +00:00
arm64-andCmpBrToTBZ.ll
…
arm64-ands-bad-peephole.ll
…
arm64-anyregcc-crash.ll
…
arm64-anyregcc.ll [StackMaps] Increase the size of the "location size" field 2017-04-28 04:48:42 +00:00
arm64-arith-saturating.ll
…
arm64-arith.ll [DAGCombiner] When combining zero_extend of a truncate, only mask before extending for vectors. 2018-03-01 22:32:25 +00:00
arm64-arm64-dead-def-elimination-flag.ll
…
arm64-atomic-128.ll Revert r329611, "AArch64: Allow offsets to be folded into addresses with ELF." 2018-04-10 16:19:30 +00:00
arm64-atomic.ll Fix some misc. -enable-var-scope violations 2017-11-13 01:47:52 +00:00
arm64-basic-pic.ll
…
arm64-bcc.ll
…
arm64-big-endian-bitconverts.ll [AArch64] Avoid unnecessary vector byte-swapping in big-endian 2018-01-24 14:13:47 +00:00
arm64-big-endian-eh.ll
…
arm64-big-endian-varargs.ll
…
arm64-big-endian-vector-callee.ll
…
arm64-big-endian-vector-caller.ll
…
arm64-big-imm-offsets.ll
…
arm64-big-stack.ll
…
arm64-bitfield-extract.ll [AArch64] Generate literals by the little end 2017-01-18 18:57:08 +00:00
arm64-blockaddress.ll [AArch64] Generate literals by the little end 2017-01-18 18:57:08 +00:00
arm64-build-vector.ll [AArch64] Fix SelectionDAG infinite loop for v1i64 SCALAR_TO_VECTOR 2018-11-22 11:45:23 +00:00
arm64-builtins-linux.ll [AArch64][Fuchsia] Allow -mcmodel=kernel for --target=aarch64-fuchsia 2017-04-04 19:51:53 +00:00
arm64-call-tailcalls.ll
…
arm64-cast-opt.ll
…
arm64-ccmp-heuristics.ll
…
arm64-ccmp.ll AArch64: Fix invalid CCMP emission 2018-12-06 01:40:23 +00:00
arm64-clrsb.ll
…
arm64-coalesce-ext.ll
…
arm64-coalescing-MOVi32imm.ll
…
arm64-code-model-large-abs.ll [AArch64] Generate literals by the little end 2017-01-18 18:57:08 +00:00
arm64-codegen-prepare-extload.ll Fix some misc. -enable-var-scope violations 2017-11-13 01:47:52 +00:00
arm64-collect-loh-garbage-crash.ll AArch64CollectLOH: Rewrite as block-local analysis. 2017-01-06 19:22:01 +00:00
arm64-collect-loh-str.ll AArch64CollectLOH: Rewrite as block-local analysis. 2017-01-06 19:22:01 +00:00
arm64-collect-loh.ll [AArch64] preserve test intent by removing undef 2018-05-17 18:07:02 +00:00
arm64-complex-copy-noneon.ll
…
arm64-complex-ret.ll [ARM][AArch64][DAG] Reenable post-legalize store merge 2017-12-06 15:30:13 +00:00
arm64-const-addr.ll [AArch64] Generate literals by the little end 2017-01-18 18:57:08 +00:00
arm64-convert-v4f64.ll [LegalizeVectorTypes][X86][ARM][AArch64][PowerPC] Don't use SplitVecOp_TruncateHelper for FP_TO_SINT/UINT. 2018-11-26 21:12:39 +00:00
arm64-copy-tuple.ll
…
arm64-crc32.ll Remove CRC32 instructions from AArch64InstrInfo::hasShiftedReg 2017-03-12 14:02:32 +00:00
arm64-crypto.ll
…
arm64-cse.ll [DAGCombiner] Teach DAG combiner that A-(B-C) can be folded to A+(C-B) 2018-07-28 00:27:25 +00:00
arm64-csel.ll Partial revert of "NFC - Various typo fixes in tests" 2018-07-05 08:42:16 +00:00
arm64-csldst-mmo.ll Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
arm64-custom-call-saved-reg.ll [AArch64] Support adding X[8-15,18] registers as CSRs. 2018-09-22 22:17:50 +00:00
arm64-cvt.ll
…
arm64-dagcombiner-convergence.ll
…
arm64-dagcombiner-dead-indexed-load.ll
…
arm64-dagcombiner-load-slicing.ll
…
arm64-dead-def-frame-index.ll
…
arm64-dead-register-def-bug.ll [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 2017-12-07 10:40:31 +00:00
arm64-detect-vec-redux.ll
…
arm64-dup.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
arm64-early-ifcvt.ll [AArch64] Prefer Bcc to CBZ/CBNZ/TBZ/TBNZ when NZCV flags can be set for "free". 2017-06-23 19:20:12 +00:00
arm64-elf-calls.ll
…
arm64-elf-constpool.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-elf-globals.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-ext.ll [AArch64] define isExtractSubvectorCheap 2018-03-06 16:54:55 +00:00
arm64-extend-int-to-fp.ll
…
arm64-extend.ll
…
arm64-extern-weak.ll [llvm] Remove redundant check-prefix=CHECK from tests. NFC. 2017-07-17 17:32:45 +00:00
arm64-extload-knownzero.ll
…
arm64-extract.ll
…
arm64-extract_subvector.ll
…
arm64-fast-isel-addr-offset.ll [AArch64] Generate literals by the little end 2017-01-18 18:57:08 +00:00
arm64-fast-isel-alloca.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
arm64-fast-isel-br.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-fast-isel-call.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
arm64-fast-isel-conversion-fallback.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-fast-isel-conversion.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-fast-isel-fcmp.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-fast-isel-gv.ll [FastISel] Disable local value sinking by default 2018-04-11 16:03:07 +00:00
arm64-fast-isel-icmp.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
arm64-fast-isel-indirectbr.ll
…
arm64-fast-isel-intrinsic.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
arm64-fast-isel-materialize.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-fast-isel-noconvert.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-fast-isel-rem.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-fast-isel-ret.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
arm64-fast-isel-store.ll
…
arm64-fast-isel.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
arm64-fastcc-tailcall.ll
…
arm64-fastisel-gep-promote-before-add.ll
…
arm64-fcmp-opt.ll AArch64: work around how Cyclone handles "movi.2d vD, #0". 2017-12-18 10:36:00 +00:00
arm64-fcopysign.ll
…
arm64-fixed-point-scalar-cvt-dagcombine.ll
…
arm64-fma-combine-with-fpfusion.ll
…
arm64-fma-combines.ll instr-combiner: sum up all latencies of the transformed instructions 2016-12-11 19:39:32 +00:00
arm64-fmadd.ll
…
arm64-fmax-safe.ll
…
arm64-fmax.ll
…
arm64-fminv.ll
…
arm64-fml-combines.ll [AArch64][MachineCombine] Fold FNMUL+FSUB -> FNMADD. 2017-05-11 20:07:24 +00:00
arm64-fmuladd.ll
…
arm64-fold-address.ll
…
arm64-fold-lsl.ll [AArch64] Don't reduce the width of loads if it prevents combining a shift 2018-03-23 14:47:07 +00:00
arm64-fp-contract-zero.ll
…
arm64-fp-imm.ll
…
arm64-fp.ll
…
arm64-fp128-folding.ll
…
arm64-fp128.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
arm64-fpcr.ll [AArch64] Implement FLT_ROUNDS macro. 2018-06-20 12:09:01 +00:00
arm64-frame-index.ll
…
arm64-global-address.ll
…
arm64-hello.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
arm64-i16-subreg-extract.ll
…
arm64-icmp-opt.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
arm64-illegal-float-ops.ll
…
arm64-indexed-memory.ll [AArch64] Simplify indexed-memory testcase. NFC. 2016-12-22 22:27:05 +00:00
arm64-indexed-vector-ldst-2.ll [AArch64] Fix performPostLD1Combine to check for constant lane index. 2018-05-11 16:25:06 +00:00
arm64-indexed-vector-ldst.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
arm64-inline-asm-error-I.ll
…
arm64-inline-asm-error-J.ll
…
arm64-inline-asm-error-K.ll
…
arm64-inline-asm-error-L.ll
…
arm64-inline-asm-error-M.ll
…
arm64-inline-asm-error-N.ll
…
arm64-inline-asm-zero-reg-error.ll
…
arm64-inline-asm.ll [AArch64] Avoid selecting XZR inline ASM memory operand 2017-07-14 21:46:16 +00:00
arm64-join-reserved.ll
…
arm64-jumptable.ll [SimplifyCFG] Avoid quadratic on a predecessors number behavior in instruction sinking. 2017-12-21 01:22:13 +00:00
arm64-large-frame.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
arm64-ld-from-st.ll [DAGCombine] Improve Load-Store Forwarding 2018-10-10 14:15:52 +00:00
arm64-ld1.ll [DAGCombiner] look through bitcasts when trying to narrow vector binops 2018-11-20 22:26:35 +00:00
arm64-ldp-aa.ll
…
arm64-ldp-cluster.ll [DAGCombiner] Set the right SDLoc on a newly-created sextload (6/N) 2018-05-11 18:40:08 +00:00
arm64-ldp.ll [AArch64] Extend tests of loads and stores of register pairs 2017-09-19 15:46:35 +00:00
arm64-ldst-unscaled-pre-post.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
arm64-ldur.ll
…
arm64-ldxr-stxr.ll
…
arm64-leaf.ll
…
arm64-long-shift.ll [AArch64] Take advantage of variable shift/rotate amount implicit mod operation. 2018-05-24 18:29:42 +00:00
arm64-memcpy-inline.ll [CodeGen] Allow mempcy/memset to generate small overlapping stores. 2018-12-13 09:56:19 +00:00
arm64-memset-inline.ll [MachineScheduler] Order FI-based memops based on stack direction 2018-11-29 20:03:19 +00:00
arm64-memset-to-bzero.ll Recommit "Enable MachineOutliner by default under -Oz for AArch64" 2018-07-27 20:18:27 +00:00
arm64-misaligned-memcpy-inline.ll [AArch64] Fix PR32384: bump up the number of stores per memset and memcpy 2018-05-29 15:58:50 +00:00
arm64-misched-basic-A53.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
arm64-misched-basic-A57.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
arm64-misched-forwarding-A53.ll [CodeGen] Print RegClasses on MI in verbose mode 2018-01-18 17:59:06 +00:00
arm64-misched-memdep-bug.ll [CodeGen] Use MIR syntax for MachineMemOperand printing 2018-03-14 21:52:13 +00:00
arm64-misched-multimmo.ll Revert r329611, "AArch64: Allow offsets to be folded into addresses with ELF." 2018-04-10 16:19:30 +00:00
arm64-movi.ll [AArch64] Improve orr+movk sequences for MOVi64imm. 2018-05-24 19:38:23 +00:00
arm64-mul.ll
…
arm64-named-reg-alloc.ll
…
arm64-named-reg-notareg.ll
…
arm64-narrow-st-merge.ll [ARM][AArch64][DAG] Reenable post-legalize store merge 2017-12-06 15:30:13 +00:00
arm64-neg.ll
…
arm64-neon-2velem-high.ll
…
arm64-neon-2velem.ll [AArch64] Update test cases for Exynos M3 2018-01-30 15:40:27 +00:00
arm64-neon-3vdiff.ll
…
arm64-neon-aba-abd.ll
…
arm64-neon-across.ll
…
arm64-neon-add-pairwise.ll
…
arm64-neon-add-sub.ll
…
arm64-neon-compare-instructions.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
arm64-neon-copy.ll Regenerate neon copy tests. NFCI. 2018-12-15 14:23:18 +00:00
arm64-neon-copyPhysReg-tuple.ll
…
arm64-neon-mul-div-cte.ll [AArch64] Add missing testcase for r331522 2018-05-04 17:21:26 +00:00
arm64-neon-mul-div.ll
…
arm64-neon-scalar-by-elem-mul.ll
…
arm64-neon-select_cc.ll
…
arm64-neon-simd-ldst-one.ll [AArch64] Improve single vector lane stores 2018-05-14 15:26:35 +00:00
arm64-neon-simd-shift.ll
…
arm64-neon-simd-vget.ll
…
arm64-neon-v1i1-setcc.ll
…
arm64-neon-v8.1a.ll [AArch64] Add basic support for Qualcomm's Saphira CPU. 2017-09-25 14:05:00 +00:00
arm64-neon-vector-list-spill.ll
…
arm64-nvcast.ll [AArch64] Add isel pattern for v8i8->v2f32 NVCASTs. 2018-04-18 17:10:19 +00:00
arm64-opt-remarks-lazy-bfi.ll Add machine verifier to arm64-opt-remarks-lazy-bfi 2018-07-30 17:13:25 +00:00
arm64-patchpoint-scratch-regs.ll
…
arm64-patchpoint-webkit_jscc.ll [FastISel] Disable local value sinking by default 2018-04-11 16:03:07 +00:00
arm64-patchpoint.ll
…
arm64-pic-local-symbol.ll
…
arm64-platform-reg.ll [AArch64] Support reserving x1-7 registers. 2018-09-07 20:58:57 +00:00
arm64-popcnt.ll
…
arm64-prefetch.ll
…
arm64-promote-const.ll
…
arm64-redzone.ll
…
arm64-reg-copy-noneon.ll
…
arm64-register-offset-addressing.ll [AArch64] Don't reduce the width of loads if it prevents combining a shift 2018-03-23 14:47:07 +00:00
arm64-register-pairing.ll
…
arm64-regress-f128csel-flags.ll
…
arm64-regress-interphase-shift.ll
…
arm64-regress-opt-cmp.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
arm64-reserve-call-saved-reg.ll [AArch64] Support adding X[8-15,18] registers as CSRs. 2018-09-22 22:17:50 +00:00
arm64-reserved-arg-reg-call-error.ll [AArch64] Support reserving x1-7 registers. 2018-09-07 20:58:57 +00:00
arm64-return-vector.ll
…
arm64-returnaddr.ll
…
arm64-rev.ll
…
arm64-rounding.ll
…
arm64-scaled_iv.ll
…
arm64-scvt.ll Fix some misc. -enable-var-scope violations 2017-11-13 01:47:52 +00:00
arm64-setcc-int-to-fp-combine.ll
…
arm64-shifted-sext.ll
…
arm64-shrink-v1i64.ll fix trivial typos in comment, NFC 2017-06-24 16:00:26 +00:00
arm64-shrink-wrapping.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
arm64-simd-scalar-to-vector.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-simplest-elf.ll
…
arm64-sincos.ll [TargetLowering] Android has sincos functions 2018-09-18 13:18:21 +00:00
arm64-sitofp-combine-chains.ll
…
arm64-sli-sri-opt.ll
…
arm64-smaxv.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
arm64-sminv.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
arm64-spill-lr.ll
…
arm64-spill-remarks-treshold-hotness.ll [DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label. 2018-05-09 02:40:45 +00:00
arm64-spill-remarks.ll Make YAML quote forward slashes. 2018-10-12 16:31:20 +00:00
arm64-spill.ll
…
arm64-sqshl-uqshl-i64Contant.ll
…
arm64-st1.ll [AArch64] Improve single vector lane unscaled stores 2018-05-15 20:41:12 +00:00
arm64-stack-no-frame.ll
…
arm64-stackmap-nops.ll
…
arm64-stackmap.ll [StackMaps] Increase the size of the "location size" field 2017-04-28 04:48:42 +00:00
arm64-stackpointer.ll
…
arm64-stacksave.ll
…
arm64-storebytesmerge.ll [ARM][AArch64][DAG] Reenable post-legalize store merge 2017-12-06 15:30:13 +00:00
arm64-stp-aa.ll [NFC] fix trivial typos in comments 2018-01-24 05:04:35 +00:00
arm64-stp.ll AArch64: Cyclone: Remove SlowMisaligned128Store tuning flag 2018-01-24 00:39:53 +00:00
arm64-strict-align.ll
…
arm64-stur.ll AArch64: Cyclone: Remove SlowMisaligned128Store tuning flag 2018-01-24 00:39:53 +00:00
arm64-subsections.ll
…
arm64-subvector-extend.ll
…
arm64-summary-remarks.ll OptDiag: Add test for r296053 2017-02-24 01:13:09 +00:00
arm64-swizzle-tbl-i16-layout.ll
…
arm64-tbl.ll
…
arm64-this-return.ll
…
arm64-tls-darwin.ll
…
arm64-tls-dynamic-together.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-tls-dynamics.ll [AArch64] Add Tiny Code Model for AArch64 2018-08-22 11:31:39 +00:00
arm64-tls-execs.ll [AArch64] Add Tiny Code Model for AArch64 2018-08-22 11:31:39 +00:00
arm64-trap.ll
…
arm64-triv-disjoint-mem-access.ll
…
arm64-trn.ll
…
arm64-trunc-store.ll
…
arm64-umaxv.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
arm64-uminv.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
arm64-umov.ll
…
arm64-unaligned_ldst.ll
…
arm64-uzp.ll
…
arm64-vaargs.ll
…
arm64-vabs.ll [AArch64] Fix condition for "high-vector" DUP optimizations. 2019-02-08 00:23:35 +00:00
arm64-vadd.ll [AArch64] Fix condition for "high-vector" DUP optimizations. 2019-02-08 00:23:35 +00:00
arm64-vaddlv.ll
…
arm64-vaddv.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
arm64-variadic-aapcs.ll [AArch64] Improve orr+movk sequences for MOVi64imm. 2018-05-24 19:38:23 +00:00
arm64-vbitwise.ll
…
arm64-vclz.ll
…
arm64-vcmp.ll
…
arm64-vcnt.ll
…
arm64-vcombine.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
arm64-vcvt.ll [GlobalISel][AArch64] Add support for @llvm.ceil 2018-12-19 19:01:36 +00:00
arm64-vcvt_f.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
arm64-vcvt_f32_su32.ll
…
arm64-vcvt_n.ll
…
arm64-vcvt_su32_f32.ll
…
arm64-vcvtxd_f32_f64.ll
…
arm64-vecCmpBr.ll
…
arm64-vecFold.ll
…
arm64-vector-ext.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
arm64-vector-imm.ll
…
arm64-vector-insertion.ll [AArch64] Improve code generation of constant vectors 2018-03-05 17:02:47 +00:00
arm64-vector-ldst.ll Reland r329956, "AArch64: Introduce a DAG combine for folding offsets into addresses.", with a fix for the bot failure. 2018-04-23 19:09:34 +00:00
arm64-vext.ll [DAG] Improve Aliasing of operations to static alloca 2017-07-18 20:06:24 +00:00
arm64-vext_reverse.ll
…
arm64-vfloatintrinsics.ll [GlobalISel][AArch64] Select G_FEXP 2019-01-30 23:46:15 +00:00
arm64-vhadd.ll
…
arm64-vhsub.ll
…
arm64-virtual_base.ll [AArch64] Gangup loads and stores for pairing. 2018-05-16 15:36:52 +00:00
arm64-vmax.ll
…
arm64-vminmaxnm.ll
…
arm64-vmovn.ll
…
arm64-vmul.ll [AArch64] Fix condition for "high-vector" DUP optimizations. 2019-02-08 00:23:35 +00:00
arm64-volatile.ll
…
arm64-vpopcnt.ll [AARCH64] Improve vector popcnt lowering with ADDLP 2018-10-15 21:15:58 +00:00
arm64-vqadd.ll
…
arm64-vqsub.ll
…
arm64-vselect.ll
…
arm64-vsetcc_fp.ll
…
arm64-vshift.ll [DAGCombiner] use narrow load to avoid vector extract 2017-05-27 14:07:03 +00:00
arm64-vshr.ll
…
arm64-vshuffle.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
arm64-vsqrt.ll
…
arm64-vsra.ll
…
arm64-vsub.ll [DAGCombiner] use narrow load to avoid vector extract 2017-05-27 14:07:03 +00:00
arm64-weak-reference.ll
…
arm64-xaluo.ll [AArch64] Improve codegen for inverted overflow checking intrinsics 2017-10-09 15:15:09 +00:00
arm64-zero-cycle-regmov.ll [AArch64] Split zero cycle feature more granularly 2018-09-28 19:05:09 +00:00
arm64-zero-cycle-zeroing.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
arm64-zeroreg.ll AArch64: Use DeadRegisterDefinitionsPass before regalloc. 2016-11-16 03:38:27 +00:00
arm64-zext.ll
…
arm64-zextload-unscaled.ll
…
arm64-zip.ll
…
asm-large-immediate.ll
…
asm-print-comments.ll AsmPrinter: mark the beginning and the end of a function in verbose mode 2017-05-23 21:22:16 +00:00
assertion-rc-mismatch.ll
…
atomic-ops-lse.ll [AArch64] Improve v8.1-A code-gen for atomic load-and 2018-02-12 17:03:11 +00:00
atomic-ops-not-barriers.ll
…
atomic-ops.ll
…
basic-pic.ll
…
bics.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
big-callframe.ll Revert "AArch64: Omit callframe setup/destroy when not necessary" 2018-01-29 19:56:42 +00:00
bitcast-promote-widen.ll [LegalizeTypes] Teach PromoteIntRes_BITCAST to better handle a bitcast with vector output type and a vector input type that needs to be widened 2018-10-30 03:27:15 +00:00
bitcast-v2i8.ll
…
bitcast.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
bitfield-extract.ll AArch64: get type from correct result when forming BFX 2018-01-23 15:11:27 +00:00
bitfield-insert-0.ll
…
bitfield-insert.ll [NFC] fix trivial typos in documents and comments 2018-04-12 05:53:20 +00:00
bitfield.ll [DAGCombiner] When combining zero_extend of a truncate, only mask before extending for vectors. 2018-03-01 22:32:25 +00:00
bitreverse.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
blockaddress.ll [AArch64] Add Tiny Code Model for AArch64 2018-08-22 11:31:39 +00:00
bool-ext-inc.ll [DAGCombiner] sub X, 0/1 --> add X, 0/-1 2019-01-30 22:41:35 +00:00
bool-loads.ll
…
br-cond-not-merge.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
br-to-eh-lpad.ll
…
br-undef-cond.ll
…
branch-folder-merge-mmos.ll
…
branch-folder-oneinst.mir [AArch64] Fix mir test case liveins info. 2018-05-15 16:27:34 +00:00
branch-relax-alignment.ll
…
branch-relax-asm.ll
…
branch-relax-bcc.ll
…
branch-relax-cbz.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
branch-target-enforcement-indirect-calls.ll [AArch64][v8.5A] Restrict indirect tail calls to use x16/17 only when using BTI 2018-10-08 14:09:15 +00:00
branch-target-enforcment.mir [AArch64][v8.5A] Branch Target Identification code-generation pass 2018-10-08 14:04:24 +00:00
breg.ll
…
bswap-known-bits.ll
…
build-one-lane.ll [AArch64] Improve code generation of constant vectors 2018-03-05 17:02:47 +00:00
build-pair-isel.ll [AArch64] Fix isel failure when BUILD_PAIR nodes are left over. 2018-04-10 19:01:58 +00:00
build-vector-extract.ll [AArch64] add more tests for buildvec to shuffle transform; NFC 2019-01-21 17:46:35 +00:00
callee-save.ll
…
ccmp-successor-probs.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
cfi_restore.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
cgp-usubo.ll [AArch64][x86] add tests for unsigned subtract with overflow; NFC 2019-02-05 15:26:42 +00:00
chkstk.ll [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
cluster-frame-index.mir [MachineScheduler] Add support for clustering mem ops with FI base operands 2018-11-28 12:00:28 +00:00
cmp-const-max.ll
…
cmp-frameindex.ll AArch64: account for possible frame index operand in compares. 2017-10-17 21:43:52 +00:00
cmp-to-cmn.ll [AArch64] Catch some more CMN opportunities. 2018-12-13 10:31:32 +00:00
cmpwithshort.ll NFC - Various typo fixes in tests 2018-07-04 13:28:39 +00:00
cmpxchg-O0.ll Revert r329611, "AArch64: Allow offsets to be folded into addresses with ELF." 2018-04-10 16:19:30 +00:00
cmpxchg-idioms.ll Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding" 2018-02-27 16:59:10 +00:00
cmpxchg-lse-even-regs.ll AArch64: enforce even/odd register pairs for CASP instructions. 2019-02-06 15:26:35 +00:00
code-model-large-abs.ll [AArch64] Generate literals by the little end 2017-01-18 18:57:08 +00:00
code-model-tiny-abs.ll [AArch64] Optimise load(adr address) to ldr address 2018-08-30 11:55:16 +00:00
combine-and-like.ll [DAGCombine] visitANDLike - ensure APInt is is in range for getSExtValue/getZExtValue 2017-12-26 23:27:44 +00:00
combine-comparisons-by-cse.ll CodeGen: BlockPlacement: Minor probability changes. 2017-04-10 22:28:18 +00:00
compare-branch.ll Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
compiler-ident.ll
…
complex-copy-noneon.ll
…
complex-fp-to-int.ll
…
complex-int-to-fp.ll
…
concat_vector-scalar-combine.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
concat_vector-truncate-combine.ll
…
concat_vector-truncated-scalar-combine.ll
…
cond-br-tuning.ll [AArch64] AArch64CondBrTuningPass generates wrong branch instructions 2017-06-28 15:09:11 +00:00
cond-sel-value-prop.ll
…
cond-sel.ll Recommit "Enable MachineOutliner by default under -Oz for AArch64" 2018-07-27 20:18:27 +00:00
consthoist-gep.ll Revert "Revert r341269: [Constant Hoisting] Hoisting Constant GEP Expressions" 2018-09-04 22:17:03 +00:00
copyprop.mir Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding" 2018-02-27 16:59:10 +00:00
cpus.ll [AArch64] Add 'apple-latest' CPU alias 2019-01-28 19:27:33 +00:00
csel-zero-float.ll
…
cxx-tlscc.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
dag-combine-invaraints.ll [DAG] Improve Aliasing of operations to static alloca 2017-07-18 20:06:24 +00:00
dag-combine-mul-shl.ll [DAGCombiner] Fix infinite loop in vector mul/shl combining 2016-11-23 16:05:51 +00:00
dag-combine-select.ll
…
dag-numsignbits.ll [SelectionDAG] Support BUILD_VECTOR implicit truncation in SelectionDAG::ComputeNumSignBits (PR32273) 2017-03-15 16:22:24 +00:00
directcond.ll
…
div_minsize.ll
…
divrem.ll
…
dllexport.ll [CodeGen] Hoist common AsmPrinter code out of X86, ARM, and AArch64 2018-01-17 23:55:23 +00:00
dllimport.ll [GlobalISel] Bail out on calls to dllimported functions 2018-01-30 19:50:58 +00:00
dont-take-over-the-world.ll
…
dp-3source.ll
…
dp1.ll
…
dp2.ll
…
dwarf-cfi.ll [AArch64] Use dwarf exception handling on MinGW 2017-11-03 07:33:20 +00:00
eh_recoverfp.ll [AutoUpgrade] Fix AutoUpgrade for x86.seh.recoverfp 2019-02-02 01:32:48 +00:00
eliminate-trunc.ll [LSR] Recommit: Allow formula containing Reg for SCEVAddRecExpr related with outerloop. 2017-02-11 00:50:23 +00:00
emutls.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
emutls_generic.ll [TLS] use emulated TLS if the target supports only this mode 2018-02-28 17:48:55 +00:00
eon.ll
…
expand-select.ll [LegalizeDAG] Truncate condition operand of ISD::SELECT 2018-02-07 05:38:29 +00:00
ext-narrow-index.ll [AArch64] Add EXT patterns for 64-bit EXT of a subvector of a 128-bit vector 2018-10-25 15:31:51 +00:00
extern-weak.ll [AArch64] Add Tiny Code Model for AArch64 2018-08-22 11:31:39 +00:00
extract-bits.ll NFC][CodeGen][X86][AArch64] Tests for bit extract (pat. a/c/d) with trunc (PR36419) 2018-12-22 10:38:05 +00:00
extract-insert.ll [DAGCombiner] reduce insert+bitcast+extract vector ops to truncate (PR39016) 2018-10-21 20:13:29 +00:00
extract-lowbits.ll [NFC][X86][AArch64] Reorganize/cleanup BZHI test patterns 2018-06-06 19:38:10 +00:00
extract.ll
…
f16-convert.ll
…
f16-imm.ll [AArch64] Add FMOVH0: materialize 0 using zero register for f16 values 2017-08-24 14:47:06 +00:00
f16-instructions.ll [GlobalISel][AArch64] Select G_FEXP 2019-01-30 23:46:15 +00:00
fabs.ll [AArch64] Optimize floating point materialization 2019-02-01 12:26:06 +00:00
fadd-combines.ll [AArch64] Optimize floating point materialization 2019-02-01 12:26:06 +00:00
falkor-hwpf-fix.ll [AArch64][Falkor] Avoid HW prefetcher tag collisions (step 2) 2017-07-18 16:14:22 +00:00
falkor-hwpf-fix.mir [AArch64][Falkor] Fix bug in Falkor HWPF collision avoidance pass. 2018-04-10 21:43:03 +00:00
falkor-hwpf.ll [AArch64][Falkor] Avoid HW prefetcher tag collisions (step 1) 2017-07-14 21:44:12 +00:00
fast-isel-address-extends.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
fast-isel-addressing-modes.ll
…
fast-isel-assume.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
fast-isel-atomic.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
fast-isel-branch-cond-mask.ll Relax fast register allocator related test cases; NFC 2018-10-29 20:10:42 +00:00
fast-isel-branch-cond-split.ll
…
fast-isel-branch_weights.ll
…
fast-isel-call-return.ll
…
fast-isel-cbz.ll
…
fast-isel-cmp-branch.ll
…
fast-isel-cmp-vec.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
fast-isel-cmpxchg.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
fast-isel-dbg.ll MachineModuleInfo: Initialize DbgInfoAvailable depending on debug_cus existing 2018-10-31 17:18:41 +00:00
fast-isel-erase.ll FastIsel: take care to update iterators when removing instructions. 2018-12-17 17:25:53 +00:00
fast-isel-folded-shift.ll
…
fast-isel-folding.ll
…
fast-isel-gep.ll NFC - Various typo fixes in tests 2018-07-04 13:28:39 +00:00
fast-isel-int-ext.ll
…
fast-isel-int-ext2.ll
…
fast-isel-int-ext3.ll
…
fast-isel-int-ext4.ll
…
fast-isel-int-ext5.ll
…
fast-isel-intrinsic.ll
…
fast-isel-logic-op.ll
…
fast-isel-memcpy.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
fast-isel-mul.ll
…
fast-isel-runtime-libcall.ll
…
fast-isel-sdiv.ll Fix check-prefix vs check-prefixes typo in updated test 2018-07-11 10:42:51 +00:00
fast-isel-select.ll
…
fast-isel-shift.ll
…
fast-isel-sp-adjust.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
fast-isel-sqrt.ll
…
fast-isel-switch-phi.ll
…
fast-isel-tail-call.ll [CodeGen] Pass SDAG an ORE, and replace FastISel stats with remarks. 2017-03-30 17:49:58 +00:00
fast-isel-tbz.ll [CodeGenPrepare] Sink and duplicate more 'and' instructions. 2017-02-21 18:53:14 +00:00
fast-isel-trunc.ll
…
fast-isel-vector-arithmetic.ll
…
fast-isel-vret.ll
…
fast-regalloc-empty-bb-with-liveins.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
fastcc-reserved.ll
…
fastcc.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
fcmp.ll
…
fcopysign.ll Fix FCOPYSIGN expansion 2018-08-02 01:54:12 +00:00
fcsel-zero.ll
…
fcvt-fixed.ll
…
fcvt-int.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
fcvt_combine.ll [DAG] fold FP binops with undef operands to NaN 2018-05-21 23:54:19 +00:00
fdiv-combine.ll
…
fdiv_combine.ll
…
fence-singlethread.ll Enhance synchscope representation 2017-07-11 22:23:00 +00:00
flags-multiuse.ll Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding" 2018-02-27 16:59:10 +00:00
floatdp_1source.ll
…
floatdp_2source.ll
…
fold-constants.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
fold-global-offsets.ll Reland r329956, "AArch64: Introduce a DAG combine for folding offsets into addresses.", with a fix for the bot failure. 2018-04-23 19:09:34 +00:00
fp-cond-sel.ll AArch64: work around how Cyclone handles "movi.2d vD, #0". 2017-12-18 10:36:00 +00:00
fp-dp3.ll
…
fp16-v4-instructions.ll [AArch64] optimise v4f16 fcmps to utilise vector instructions 2018-01-22 14:16:11 +00:00
fp16-v8-instructions.ll [FileCheck] Add -allow-deprecated-dag-overlap to failing llvm tests 2018-07-11 20:25:49 +00:00
fp16-v16-instructions.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
fp16-vector-bitcast.ll
…
fp16-vector-load-store.ll [AArch64] Improve single vector lane unscaled stores 2018-05-15 20:41:12 +00:00
fp16-vector-nvcast.ll
…
fp16-vector-shuffle.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
fp16_intrinsic_lane.ll [AArch64] Add vmulxh_lane fp16 vector intrinsic 2018-03-20 20:25:40 +00:00
fp16_intrinsic_scalar_1op.ll [AArch64] Codegen tests for the Armv8.2-A FP16 intrinsics 2018-03-15 13:42:28 +00:00
fp16_intrinsic_scalar_2op.ll [AArch64] Reverting FP16 vcvth_n_s64_f16 to fix 2018-06-27 14:34:40 +00:00
fp16_intrinsic_scalar_3op.ll [AArch64] Codegen tests for the Armv8.2-A FP16 intrinsics 2018-03-15 13:42:28 +00:00
fp16_intrinsic_vector_1op.ll [AArch64] Codegen tests for the Armv8.2-A FP16 intrinsics 2018-03-15 13:42:28 +00:00
fp16_intrinsic_vector_2op.ll [AArch64] Add patterns matching (fabs (fsub x y)) to (fabd x y) 2018-04-04 10:12:53 +00:00
fp16_intrinsic_vector_3op.ll [AArch64] Codegen tests for the Armv8.2-A FP16 intrinsics 2018-03-15 13:42:28 +00:00
fp128-folding.ll
…
fpconv-vector-op-scalarize.ll
…
fpimm.ll [AArch64] Optimize floating point materialization 2019-02-01 12:26:06 +00:00
fptouint-i8-zext.ll [Legalizer] Fix fp-to-uint to fp-tosint promotion assertion. 2017-01-04 22:11:42 +00:00
frameaddr.ll
…
free-zext.ll
…
ftrunc.ll [DAGCombiner] restrict (float)((int) f) --> ftrunc with no-signed-zeros 2018-06-27 18:16:40 +00:00
func-argpassing.ll Revert r329611, "AArch64: Allow offsets to be folded into addresses with ELF." 2018-04-10 16:19:30 +00:00
func-calls.ll Revert r329611, "AArch64: Allow offsets to be folded into addresses with ELF." 2018-04-10 16:19:30 +00:00
funclet-local-stack-size.ll [ARM64][Windows] Fix local stack size for funclets 2018-12-04 00:54:52 +00:00
funcptr_cast.ll
…
function-subtarget-features.ll
…
funnel-shift-rot.ll [SelectionDAG] try harder to convert funnel shift to rotate 2018-08-09 17:26:22 +00:00
funnel-shift.ll [SelectionDAG] fix bug in translating funnel shift with non-power-of-2 type 2018-08-01 17:17:08 +00:00
gep-nullptr.ll
…
ghc-cc.ll
…
global-alignment.ll
…
global-merge-1.ll [GlobalMerge] Set the alignment on merged global structs 2018-06-06 14:48:32 +00:00
global-merge-2.ll [GlobalMerge] Set the alignment on merged global structs 2018-06-06 14:48:32 +00:00
global-merge-3.ll [GlobalMerge] Fix GlobalMerge on bss external global variables. 2018-08-30 00:49:50 +00:00
global-merge-4.ll [GlobalMerge] Set the alignment on merged global structs 2018-06-06 14:48:32 +00:00
global-merge-group-by-use.ll [GlobalMerge] Set the alignment on merged global structs 2018-06-06 14:48:32 +00:00
global-merge-ignore-single-use-minsize.ll [GlobalMerge] Set the alignment on merged global structs 2018-06-06 14:48:32 +00:00
global-merge-ignore-single-use.ll [GlobalMerge] Set the alignment on merged global structs 2018-06-06 14:48:32 +00:00
global-merge.ll
…
got-abuse.ll
…
half.ll DAG combiner: fold (select, C, X, undef) -> X 2018-11-16 23:13:38 +00:00
hints.ll
…
hwasan-check-memaccess.ll hwasan: Move memory access checks into small outlined functions on aarch64. 2019-01-23 02:20:10 +00:00
i1-contents.ll
…
i128-align.ll
…
i128-fast-isel-fallback.ll Revert "[AArch64] Coalesce Copy Zero during instruction selection" 2018-06-21 16:05:24 +00:00
iabs.ll [AArch64] Add integer abs testcases for D51873. 2018-09-13 17:11:25 +00:00
ifcvt-select.ll
…
illegal-float-ops.ll [Analysis] Disable calls to *_finite and other glibc-only functions on Android. 2018-01-31 19:12:50 +00:00
implicit-sret.ll
…
init-array.ll
…
inline-asm-clobber.ll [CodeGen] emit inline asm clobber list warnings for reserved (cont) 2018-08-30 12:52:35 +00:00
inline-asm-constraints-badI.ll
…
inline-asm-constraints-badK.ll
…
inline-asm-constraints-badK2.ll
…
inline-asm-constraints-badL.ll
…
inline-asm-globaladdress.ll
…
inlineasm-S-constraint.ll [AArch64] Support "S" inline assembler constraint 2018-05-16 09:33:25 +00:00
inlineasm-X-allocation.ll
…
inlineasm-X-constraint.ll
…
inlineasm-illegal-type.ll [AArch64] Reject inline asm with FP registers when FP is disabled. 2018-08-24 19:12:13 +00:00
inlineasm-ldr-pseudo.ll
…
intrinsics-memory-barrier.ll
…
isinf.ll [AArch64] Optimize floating point materialization 2019-02-01 12:26:06 +00:00
jump-table-compress.mir AArch64: add a pass to compress jump-table entries when possible. 2018-10-24 20:19:09 +00:00
jump-table-exynos.ll AArch64: add a pass to compress jump-table entries when possible. 2018-10-24 20:19:09 +00:00
jump-table.ll AArch64: add a pass to compress jump-table entries when possible. 2018-10-24 20:19:09 +00:00
known-never-nan.ll [AArch64] Optimize floating point materialization 2019-02-01 12:26:06 +00:00
lack-of-signed-truncation-check.ll [AArch64] Swap comparison operands if that enables some folding. 2018-10-13 07:43:56 +00:00
landingpad-ifcvt.ll [EarlyIfConversion] Don't if-convert unconditional branches. 2019-01-15 00:19:46 +00:00
large-consts.ll [AArch64] Generate literals by the little end 2017-01-18 18:57:08 +00:00
large_shift.ll
…
ldp-stp-scaled-unscaled-pairs.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
ldradr.ll [AArch64] Optimise load(adr address) to ldr address 2018-08-30 11:55:16 +00:00
ldst-miflags.mir [AArch64] Keep track of MIFlags in the LoadStoreOptimizer 2018-03-14 17:10:58 +00:00
ldst-opt-aa.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
ldst-opt-after-block-placement.ll [AArch64] Re-run load/store optimizer after aggressive tail duplication 2018-12-17 10:45:43 +00:00
ldst-opt-zr-clobber.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
ldst-opt.ll AArch64: avoid splitting vector truncating stores. 2019-01-08 13:30:27 +00:00
ldst-opt.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
ldst-paired-aliasing.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
ldst-regoffset.ll
…
ldst-unscaledimm.ll
…
ldst-unsignedimm.ll
…
ldst-zero.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
legalize-bug-bogus-cpu.ll
…
lit.local.cfg
…
literal_pools_float.ll [AArch64] Optimize floating point materialization 2019-02-01 12:26:06 +00:00
live-interval-analysis.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
load-combine-big-endian.ll [DAGCombiner] Support {a|s}ext, {a|z|s}ext load nodes in load combine 2017-03-01 18:12:29 +00:00
load-combine.ll Fix a reoccuring typo in load-combine tests 2018-03-27 17:33:50 +00:00
load-store-forwarding.ll [DAGCombiner] Fix for big endian in ForwardStoreValueToDirectLoad 2018-10-30 20:16:39 +00:00
local_vars.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
logical-imm.ll
…
logical_shifted_reg.ll Revert "CodeGen: Allow small copyable blocks to "break" the CFG." 2017-01-11 19:55:19 +00:00
loh.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
loop-micro-op-buffer-size-t99.ll [AArch64] Improve loop unrolling performance on Cavium T99 2017-12-09 23:59:55 +00:00
loopvectorize_pr33804_double.ll [LoopVectorizer] Add more testcases for PR33804. 2017-09-18 17:28:15 +00:00
lower-range-metadata-func-call.ll
…
machine-combiner-madd.ll [AArch64] Update test cases for Exynos M3 2018-01-30 15:40:27 +00:00
machine-combiner.ll [MachineCombiner] Add check for optimal pattern order. 2018-01-31 13:54:30 +00:00
machine-combiner.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
machine-copy-prop.ll [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 2017-12-07 10:40:31 +00:00
machine-copy-remove.ll
…
machine-copy-remove.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
machine-cp-clobbers.mir Reapply "[MachineCopyPropagation] Reimplement CopyTracker in terms of register units" 2018-10-22 19:51:31 +00:00
machine-dead-copy.mir [MachineCopyPropagation] Handle COPY with overlapping source/dest. 2018-03-30 00:56:03 +00:00
machine-outliner-all-stack.mir [MachineOutliner] Drop candidates that require fixups if it's beneficial 2018-12-03 19:11:27 +00:00
machine-outliner-bad-adrp.mir [MachineOutliner] Add missing liveness tracking info in MIR test. 2018-07-07 08:42:31 +00:00
machine-outliner-bad-register.mir [MachineOutliner] Don't outline sequences where x16/x17/nzcv are live across 2018-06-27 17:43:27 +00:00
machine-outliner-bti.mir [AArch64][v8.5A] Don't create BR instructions in outliner when BTI enabled 2018-10-08 14:12:08 +00:00
machine-outliner-calls.mir [MachineOutliner] Add defs to calls + don't track liveness on outlined functions 2018-04-27 23:36:35 +00:00
machine-outliner-compatible-candidates.mir [MachineOutliner] Drop candidates that require fixups if it's beneficial 2018-12-03 19:11:27 +00:00
machine-outliner-default.mir Recommit "Enable MachineOutliner by default under -Oz for AArch64" 2018-07-27 20:18:27 +00:00
machine-outliner-drop-stack.mir [MachineOutliner] Drop candidates that require fixups if it's beneficial 2018-12-03 19:11:27 +00:00
machine-outliner-flags.ll Recommit "Enable MachineOutliner by default under -Oz for AArch64" 2018-07-27 20:18:27 +00:00
machine-outliner-inline-asm-adrp.mir [MachineOutliner] Check for explicit uses of LR/W30 in MI operands 2018-04-24 22:38:15 +00:00
machine-outliner-noredzone.ll [MachineOutliner] Add defs to calls + don't track liveness on outlined functions 2018-04-27 23:36:35 +00:00
machine-outliner-ordering.mir [MachineOutliner] Outline functions by order of benefit 2018-12-05 21:36:04 +00:00
machine-outliner-outline-bti.ll [AArch64][Outliner] Don't outline BTI instructions 2019-02-05 17:21:57 +00:00
machine-outliner-regsave.mir [MachineOutliner] Outline both register save calls + no LR save calls together 2018-11-30 21:14:58 +00:00
machine-outliner-remarks.ll [MachineOutliner][AArch64] Improve checks for stack instructions 2018-12-01 21:24:06 +00:00
machine-outliner-size-info.mir [MachineOutliner] Add codegen size remarks to the MachineOutliner 2018-09-11 23:05:34 +00:00
machine-outliner-tail.ll [MachineOutliner] Don't save/restore LR for tail calls. 2018-05-16 19:49:01 +00:00
machine-outliner-thunk.ll [AArch64] Fix verifier error when outlining indirect calls 2018-10-08 09:18:48 +00:00
machine-outliner-unsafe-stack-call.mir [MachineOutliner] Move stack instr check logic to getOutliningCandidateInfo 2018-12-04 00:31:55 +00:00
machine-outliner.ll [MachineOutliner][AArch64] Improve checks for stack instructions 2018-12-01 21:24:06 +00:00
machine-outliner.mir [MachineOutliner][AArch64] Improve checks for stack instructions 2018-12-01 21:24:06 +00:00
machine-scheduler.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
machine-sink-kill-flags.ll
…
machine-sink-zr.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
machine-zero-copy-remove.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
machine_cse.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
machine_cse_impdef_killflags.ll ScheduleDAGInstrs: Ignore dependencies of constant physregs 2016-11-10 23:46:44 +00:00
macho-global-symbols.ll AArch64: use linker-private symbols for globals in MachO. 2017-05-15 21:51:38 +00:00
macho-trap.ll MachO: trap unreachable instructions 2018-04-13 22:25:20 +00:00
macro-fusion-last.mir MacroFusion: Fix macro fusion with ExitSU failing in top-down scheduling 2018-07-26 17:43:56 +00:00
madd-combiner.ll
…
madd-lohi.ll
…
mature-mc-support.ll [LLC] Add an inline assembly diagnostics handler. 2017-02-03 11:14:39 +00:00
max-jump-table.ll Recommit "Enable MachineOutliner by default under -Oz for AArch64" 2018-07-27 20:18:27 +00:00
memcpy-f128.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
merge-store-dependency.ll Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding" 2018-02-27 16:59:10 +00:00
merge-store.ll AArch64: Cyclone: Remove SlowMisaligned128Store tuning flag 2018-01-24 00:39:53 +00:00
mergestores_noimplicitfloat.ll [AArch64] Gangup loads and stores for pairing. 2018-05-16 15:36:52 +00:00
min-jump-table.ll AArch64: add a pass to compress jump-table entries when possible. 2018-10-24 20:19:09 +00:00
mingw-refptr.ll [GlobalISel] Add ISel support for @llvm.lifetime.start and @llvm.lifetime.end 2019-01-28 19:22:29 +00:00
minmax-of-minmax.ll [ValueTracking] recognize min/max-of-min/max with notted ops (PR35875) 2018-01-11 15:13:47 +00:00
minmax.ll
…
misched-fusion-addr.ll [AArch64, ARM] Add support for Samsung Exynos M4 2018-06-06 18:56:00 +00:00
misched-fusion-aes.ll [AArch64, ARM] Add support for Samsung Exynos M4 2018-06-06 18:56:00 +00:00
misched-fusion-arith-logic.mir [AArch64] Adjust the feature set for Exynos 2019-01-15 01:53:49 +00:00
misched-fusion-crypto-eor.mir [CodeGen] Always print register ties in MI::dump() 2018-09-26 13:33:09 +00:00
misched-fusion-csel.ll [AArch64, ARM] Add support for Samsung Exynos M4 2018-06-06 18:56:00 +00:00
misched-fusion-lit.ll [AArch64, ARM] Add support for Samsung Exynos M4 2018-06-06 18:56:00 +00:00
misched-fusion.ll [AArch64] Restore the test of conditional branch fusion 2017-08-21 21:57:43 +00:00
misched-stp.ll AArch64: Cyclone: Remove SlowMisaligned128Store tuning flag 2018-01-24 00:39:53 +00:00
mlicm-stack-write-check.mir [MachineLICM] Debug intrinsics shouldn't affect hoist decisions 2018-05-04 19:25:09 +00:00
movimm-wzr.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
movw-consts.ll
…
movw-shift-encoding.ll [AArch64] Generate literals by the little end 2017-01-18 18:57:08 +00:00
mul-lohi.ll instr-combiner: sum up all latencies of the transformed instructions 2016-12-11 19:39:32 +00:00
mul_pow2.ll [AArch64] Lower multiplication by a constant int to shl+add+shl 2016-11-15 20:16:48 +00:00
multi-vector-store-size.ll [AArch64] Create proper memoperand for multi-vector stores 2018-10-30 19:17:51 +00:00
neg-imm.ll Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding" 2018-02-27 16:59:10 +00:00
neon-bitcast.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
neon-bitwise-instructions.ll [AArch64] Harden test case 2018-03-05 17:42:18 +00:00
neon-compare-instructions.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
neon-diagnostics.ll
…
neon-dot-product.ll [AArch64] Codegen for v8.2A dot product intrinsics 2018-04-27 13:45:32 +00:00
neon-extract.ll [AArch64] Harden test cases 2018-02-26 23:19:25 +00:00
neon-fma-FMF.ll Utilize new SDNode flag functionality to expand current support for fma 2018-06-16 00:03:06 +00:00
neon-fma.ll
…
neon-fp16fml.ll [AArch64] Implement FP16FML intrinsics 2018-10-25 23:36:41 +00:00
neon-fpround_f128.ll
…
neon-idiv.ll [AArch64] Custom Lower MULLH{S,U} for v16i8, v8i16, and v4i32 2018-05-04 14:33:55 +00:00
neon-inline-asm-16-bit-fp.ll
…
neon-mla-mls.ll
…
neon-mov.ll
…
neon-or-combine.ll
…
neon-perm.ll
…
neon-scalar-by-elem-fma.ll
…
neon-scalar-copy.ll [AArch64] define isExtractSubvectorCheap 2018-03-06 16:54:55 +00:00
neon-shift-left-long.ll
…
neon-truncStore-extLoad.ll [AArch64] Add custom lowering for v4i8 trunc store 2018-06-27 13:58:46 +00:00
nest-register.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
no-fp-asm-clobbers-crash.ll Don't crash when we see unallocatable registers in clobbers 2017-10-23 20:46:36 +00:00
no-quad-ldp-stp.ll [AArch64] Update test cases for Exynos M3 2018-01-30 15:40:27 +00:00
no-stack-arg-probe.ll [ARM, AArch64] Check the no-stack-arg-probe attribute for dynamic stack probes 2018-03-19 20:06:50 +00:00
nonlazybind.ll AArch64: put nonlazybind special handling behind a flag for now. 2017-04-17 18:18:47 +00:00
nontemporal.ll Revert "AArch64: Omit callframe setup/destroy when not necessary" 2018-01-29 19:56:42 +00:00
nzcv-save.ll
…
optimize-cond-branch.ll Codegen: Make chains from trellis-shaped CFGs 2017-02-15 19:49:14 +00:00
optimize-imm.ll [AArch64] Fix PRR33100. 2017-05-23 06:08:37 +00:00
or-combine.ll
…
overlapping-copy-bundle-cycle.mir Re-apply "[VirtRegRewriter] Avoid clobbering registers when expanding copy bundles" 2018-06-14 19:24:03 +00:00
overlapping-copy-bundle.mir Re-apply "[VirtRegRewriter] Avoid clobbering registers when expanding copy bundles" 2018-06-14 19:24:03 +00:00
paired-load.ll
…
phi-dbg.ll MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
pic-eh-stubs.ll
…
pie.ll
…
post-ra-machine-sink.mir [PostRASink] extend the live-in check for all aliased registers 2018-04-27 19:59:20 +00:00
postra-mi-sched.ll
…
pow.75.ll [DAGCombine] Optimize pow(X, 0.75) to sqrt(X) * sqrt(sqrt(X)) 2019-02-08 19:50:58 +00:00
pow.ll [DAGCombiner] try to convert pow(x, 0.25) to sqrt(sqrt(x)) 2018-09-05 17:01:56 +00:00
pr27816.ll Add test case for merging of chained stores of mismatched type. 2017-03-20 19:48:22 +00:00
pr33172.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
pr40091.ll [TargetLowering] Fix propagation of undefs in zero extension ops (PR40091) 2018-12-19 13:37:59 +00:00
preferred-alignment.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
preferred-function-alignment.ll [AArch64] Add pipeline model for Exynos M3 2018-01-30 15:40:16 +00:00
prefixdata.ll Ensure that prefix data is preserved with subsections-via-symbols 2017-03-15 04:18:16 +00:00
preserve_mostcc.ll
…
print-mrs-system-register.ll
…
prologue-epilogue-remarks.mir [PEI] Add basic opt-remarks support 2017-07-19 23:47:32 +00:00
ragreedy-csr.ll
…
rbit.ll [AArch64] Add support for lowering bitreverse to the rbit instruction. 2017-01-10 17:20:33 +00:00
readcyclecounter.ll
…
recp-fastmath.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
redundant-copy-elim-empty-mbb.ll
…
reg-scavenge-frame.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
regcoal-physreg.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
regress-bitcast-formals.ll
…
regress-f128csel-flags.ll
…
regress-fp128-livein.ll
…
regress-tail-livereg.ll
…
regress-tblgen-chains.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
regress-w29-reserved-with-fp.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
reloc-specifiers.mir [AArch64] Emit the correct MCExpr relocations specifiers like VK_ABS_G0, etc 2019-01-10 04:59:44 +00:00
rem_crash.ll
…
remat-float0.ll
…
remat.ll [AArch64] Support HiSilicon's TSV110 processor 2018-11-09 19:32:08 +00:00
returnaddr.ll
…
reverse-csr-restore-seq.mir [AArch64] Place the first ldp at the end when ReverseCSRRestoreSeq is true 2018-04-27 15:30:54 +00:00
rm_redundant_cmp.ll
…
rotate-extract.ll [DAGCombiner] Bug 31275- Extract a shift from a constant mul or udiv if a rotate can be formed 2018-07-30 16:50:00 +00:00
rotate.ll
…
round-conv.ll
…
sat-add.ll [AArch64] Swap comparison operands if that enables some folding. 2018-10-13 07:43:56 +00:00
sched-past-vector-ldst.ll
…
scheduledag-constreg.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
sdag-store-merging-bug.ll [AArch64][DAGCombiner]: change -stop-after=isel to instruction-select 2018-10-02 00:22:51 +00:00
sdivpow2.ll [AArch64] Regenerate SDIV tests 2018-07-11 10:39:50 +00:00
seh-finally.ll [COFF, ARM64] Fix localaddress to handle stack realignment and variable size objects 2019-02-01 21:41:33 +00:00
seh_funclet_x1.ll Fix the buildbot failure introduced by r351404 2019-01-17 20:24:14 +00:00
select_cc.ll [SelectionDAG] swap select_cc operands to enable folding 2018-11-09 11:09:40 +00:00
selectcc-to-shiftand.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
selectiondag-order.ll [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move 2018-10-25 14:56:48 +00:00
seqpaircopy.mir AArch64: implement copy for paired GPR registers. 2019-02-07 10:35:34 +00:00
seqpairspill.mir AArch64: Fix XSeqPairs/WSeqPairs problems 2018-10-04 17:02:53 +00:00
setcc-takes-i32.ll
…
setcc-type-mismatch.ll
…
shadow-call-stack.ll AArch64: Don't emit CFI for SCS register in nounwind functions. 2018-11-30 21:04:25 +00:00
shift-mod.ll [AArch64] Add patterns for zext/sext of shift amount. 2019-01-22 00:21:35 +00:00
shift_minsize.ll [SelectionDAG] Codesize: don't expand SHIFT to SHIFT_PARTS 2019-01-31 08:07:30 +00:00
shrink-constant-multiple-users.ll [AArch64] Add test for constant shrinking with multiple users (NFC). 2019-01-09 21:04:36 +00:00
shrink-wrap.ll
…
shrink-wrapping-vla.ll Add tests for shrink wrapping and VLAs 2018-04-18 13:37:12 +00:00
sibling-call.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
sign-return-address.ll [AArch64] - Return address signing dwarf support 2018-12-18 10:37:42 +00:00
signbit-shift.ll [DAGCombiner] transform sub-of-shifted-signbit to add 2018-07-30 22:21:37 +00:00
signed-truncation-check.ll [AArch64] Swap comparison operands if that enables some folding. 2018-10-13 07:43:56 +00:00
simple-macho.ll
…
sincos-expansion.ll [SelectionDAG] Allow sin/cos -> sincos optimization on GNU triples w/ just -fno-math-errno 2017-06-12 17:15:41 +00:00
sincospow-vector-expansion.ll [GlobalISel][AArch64] Add instruction selection support for G_FCOS and G_FSIN 2019-01-28 18:34:18 +00:00
sink-copy-for-shrink-wrap.ll [CodeGen] Add a new pass for PostRA sink 2018-03-22 20:06:47 +00:00
sitofp-fixed-legal.ll
…
special-reg.ll
…
speculation-hardening-dagisel.ll Introduce control flow speculation tracking pass for AArch64 2018-12-18 08:50:02 +00:00
speculation-hardening-loads.ll [SLH] AArch64: correctly pick temporary register to mask SP 2019-01-23 08:18:39 +00:00
speculation-hardening.ll [SLH] AArch64: correctly pick temporary register to mask SP 2019-01-23 08:18:39 +00:00
speculation-hardening.mir [SLH][AArch64] Remove accidentally retained -debug-only line from test. 2019-01-23 09:10:12 +00:00
spill-fold.ll [AArch64] Fold more spilled/refilled COPYs. 2016-12-01 23:43:55 +00:00
spill-fold.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
spill-stack-realignment.mir [AArch64] Fix scavenged spill slot base when stack realignment required. 2018-04-26 18:50:45 +00:00
spill-undef.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
sponentry.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
sqrt-fastmath.ll [AArch64] add tests with sqrt estimate and ieee denorms; NFC 2018-02-01 17:57:45 +00:00
stack-guard-remat-bitcast.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
stack-protector-target.ll [COFF, ARM64] Add support for MSVC buffer security check 2018-11-09 02:48:36 +00:00
stack_guard_remat.ll [GlobalISel] Add ISel support for @llvm.lifetime.start and @llvm.lifetime.end 2019-01-28 19:22:29 +00:00
stackguard-internal.ll [AArch64] Don't crash trying to resolve __stack_chk_guard. 2018-04-21 00:07:46 +00:00
stackmap-frame-setup.ll Add extra operand to CALLSEQ_START to keep frame part set up previously 2017-05-09 13:35:13 +00:00
stackmap-liveness.ll [StackMaps] Increase the size of the "location size" field 2017-04-28 04:48:42 +00:00
store_merge_pair_offset.ll [AArch64] Fix over-eager early-exit in load-store combiner 2017-01-04 21:21:46 +00:00
strqro.ll [AArch64] Harden test cases 2018-02-26 23:19:25 +00:00
strqu.ll [AArch64] Fix BITCAST lowering crash 2018-02-16 20:00:57 +00:00
sub1.ll [TargetLowering] try to create -1 constant operand for math ops via demanded bits 2018-02-11 14:38:23 +00:00
subs-to-sub-opt.ll ScheduleDAGInstrs: Ignore dependencies of constant physregs 2016-11-10 23:46:44 +00:00
swap-compare-operands.ll [AArch64] Swap comparison operands if that enables some folding. 2018-10-13 07:43:56 +00:00
swift-error.ll AArch64: support SwiftCC properly on AAPCS64 2017-09-22 04:31:44 +00:00
swift-return.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
swiftcc.ll
…
swifterror.ll Replace "no-frame-pointer-*" function attributes with "frame-pointer" 2019-01-14 10:55:55 +00:00
swiftself-scavenger.ll RegisterScavenging: Followup to r305625 2017-06-20 18:43:14 +00:00
swiftself.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
tail-call-unused-zext.ll [CodeGen] Ignore return sext/zext attributes of unused results for tail calls 2019-01-09 19:46:15 +00:00
tail-call.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
tailcall-ccmismatch.ll
…
tailcall-explicit-sret.ll Revert "AArch64: Omit callframe setup/destroy when not necessary" 2018-01-29 19:56:42 +00:00
tailcall-fastisel.ll [AArch64][GlobalISel] Enable GlobalISel at -O0 by default 2018-01-02 16:30:47 +00:00
tailcall-implicit-sret.ll [ARM][AArch64][DAG] Reenable post-legalize store merge 2017-12-06 15:30:13 +00:00
tailcall-mem-intrinsics.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
tailcall-string-rvo.ll Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1) 2018-01-19 17:13:12 +00:00
tailcall_misched_graph.ll [CodeGen] Don't omit any redundant information in -debug output 2018-02-26 15:23:42 +00:00
taildup-cfi.ll Correct dwarf unwind information in function epilogue 2018-04-24 10:32:08 +00:00
tailmerging_in_mbp.ll
…
tbi.ll [AArch64] Fix legality info passed to demanded bits for TBI opt. 2017-07-27 21:27:25 +00:00
tbz-tbnz.ll [AArch64] Prefer Bcc to CBZ/CBNZ/TBZ/TBNZ when NZCV flags can be set for "free". 2017-06-23 19:20:12 +00:00
tiny_model.ll [AArch64] Optimise load(adr address) to ldr address 2018-08-30 11:55:16 +00:00
tiny_supported.ll [AArch64] Add Tiny Code Model for AArch64 2018-08-22 11:31:39 +00:00
trunc-v1i64.ll
…
tst-br.ll
…
umulo-128-legalisation-lowering.ll [SelectionDAG] Improve the legalisation lowering of UMULO. 2018-08-16 18:39:39 +00:00
unfold-masked-merge-scalar-constmask-innerouter.ll Extend hasStoreToStackSlot with list of FI accesses. 2018-09-03 09:15:58 +00:00
unfold-masked-merge-scalar-constmask-interleavedbits.ll Extend hasStoreToStackSlot with list of FI accesses. 2018-09-03 09:15:58 +00:00
unfold-masked-merge-scalar-constmask-interleavedbytehalves.ll Extend hasStoreToStackSlot with list of FI accesses. 2018-09-03 09:15:58 +00:00
unfold-masked-merge-scalar-constmask-lowhigh.ll Extend hasStoreToStackSlot with list of FI accesses. 2018-09-03 09:15:58 +00:00
unfold-masked-merge-scalar-variablemask.ll [DAGCombiner] use root SDLoc for all nodes created by logic fold 2018-12-07 00:01:57 +00:00
unfold-masked-merge-vector-variablemask-const.ll [DAGCombine][X86][AArch64] Masked merge unfolding: vector edition. 2018-05-21 21:41:02 +00:00
unfold-masked-merge-vector-variablemask.ll [DAGCombine][X86][AArch64] Masked merge unfolding: vector edition. 2018-05-21 21:41:02 +00:00
unreachable-emergency-spill-slot.mir [AArch64] Add test case for r329797 2018-04-11 13:37:25 +00:00
urem-seteq-optsize.ll [NFC][CodeGen][SelectionDAG] Tests for X % C == 0 codegen improvement. 2018-08-30 09:32:21 +00:00
urem-seteq-vec-nonsplat.ll [AARCH64][X86] Remove _nonsplat from test names 2018-10-07 11:24:04 +00:00
urem-seteq-vec-splat.ll [NFC] Make vector types legal in UREM test 2019-02-03 19:38:15 +00:00
urem-seteq.ll [NFC][CodeGen][SelectionDAG] Tests for X % C == 0 codegen improvement. 2018-08-30 09:32:21 +00:00
vararg-tallcall.ll [COFF, ARM64] Make sure to forward arguments from vararg to musttail vararg 2018-10-30 20:46:10 +00:00
vcvt-oversize.ll [LegalizeVectorTypes][X86][ARM][AArch64][PowerPC] Don't use SplitVecOp_TruncateHelper for FP_TO_SINT/UINT. 2018-11-26 21:12:39 +00:00
vec-libcalls.ll Extend hasStoreToStackSlot with list of FI accesses. 2018-09-03 09:15:58 +00:00
vec_uaddo.ll [CodeGen] Handle vector UADDO, SADDO, USUBO, SSUBO 2019-02-07 21:02:22 +00:00
vecreduce-propagate-sd-flags.ll [DAG] propagate FMF for all FPMathOperators 2018-05-15 14:16:24 +00:00
vector-fcopysign.ll [AArch64][TableGen] Skip tied result operands for InstAlias 2017-11-20 14:36:40 +00:00
vector_merge_dep_check.ll In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled. 2017-03-14 00:34:14 +00:00
win-alloca-no-stack-probe.ll [ARM, AArch64] Check the no-stack-arg-probe attribute for dynamic stack probes 2018-03-19 20:06:50 +00:00
win-alloca.ll [AArch64] Fix use of a regex in the win-alloca.ll test. NFC. 2018-03-09 09:45:37 +00:00
win-tls.ll [AArch64] Fold adds with tprel_lo12_nc and secrel_lo12 into a following ldr/str 2018-03-12 18:47:43 +00:00
win64-jumptable.ll [COFF, ARM64] Don't put jump table into a separate COFF section for EK_LabelDifference32 2019-01-29 09:36:48 +00:00
win64_vararg.ll [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
win_cst_pool.ll [AArch64] Optimize floating point materialization 2019-02-01 12:26:06 +00:00
windows-SEH-support.ll AArch64: support funclets in fastcall and swift_call 2018-12-05 07:09:20 +00:00
windows-trap.ll [AArch64] [Windows] Trap after noreturn calls. 2018-11-07 21:31:14 +00:00
wineh-frame0.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-frame1.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-frame2.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-frame3.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-frame4.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-frame5.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-frame6.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-frame7.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-frame8.mir [ARM64] [Windows] Exception handling support in frame lowering 2018-10-31 09:27:01 +00:00
wineh-mingw.ll [AArch64] [MinGW] Allow enabling SEH exceptions 2018-12-18 08:32:37 +00:00
wineh-try-catch-nobase.ll [ARM64] [Windows] Handle funclets 2018-11-09 23:33:30 +00:00
wineh-try-catch-realign.ll [ARM64] [Windows] Handle funclets 2018-11-09 23:33:30 +00:00
wineh-try-catch-vla.ll [ARM64] [Windows] Handle funclets 2018-11-09 23:33:30 +00:00
wineh-try-catch.ll [ARM64] [Windows] Handle funclets 2018-11-09 23:33:30 +00:00
wineh1.mir [AArch64] [Windows] SEH opcodes should be scheduling boundaries. 2018-10-30 19:24:51 +00:00
wineh2.mir [AArch64] [Windows] SEH opcodes should be scheduling boundaries. 2018-10-30 19:24:51 +00:00
wineh3.mir [AArch64] [Windows] SEH opcodes should be scheduling boundaries. 2018-10-30 19:24:51 +00:00
wineh4.mir [ARM64][Windows] Share unwind codes between epilogues 2019-01-17 09:45:17 +00:00
wineh5.mir [AArch64] [Windows] SEH opcodes should be scheduling boundaries. 2018-10-30 19:24:51 +00:00
wineh6.mir [AArch64] [Windows] SEH opcodes should be scheduling boundaries. 2018-10-30 19:24:51 +00:00
wineh7.mir [AArch64] [Windows] SEH opcodes should be scheduling boundaries. 2018-10-30 19:24:51 +00:00
wineh8.mir [ARM64][Windows] Share unwind codes between epilogues 2019-01-17 09:45:17 +00:00
wineh_shrinkwrap.mir [ARM64][Windows] MCLayer support for exception handling 2018-10-27 06:13:06 +00:00
xbfiz.ll
…
xor.ll [DAGCombiner] form 'not' ops ahead of shifts (PR39657) 2018-11-22 19:24:10 +00:00
xray-attribute-instrumentation.ll [XRay][CodeGen] Use PIC-friendly code in XRay sleds and remove synthetic references in .text 2017-09-04 05:34:58 +00:00
xray-tail-call-sled.ll [XRay][CodeGen] Use PIC-friendly code in XRay sleds and remove synthetic references in .text 2017-09-04 05:34:58 +00:00
zero-reg.ll [AArch64] Fold more spilled/refilled COPYs. 2016-12-01 23:43:55 +00:00
zext-logic-shift-load.ll [DAGCombiner] Fold (zext (and/or/xor (shl/shr (load x), cst), cst)) 2018-04-07 23:36:10 +00:00