| .. |
|
AsmParser
|
This patch implements Mips load/store instructions from/to coprocessor 2. Test cases are added.
|
2013-09-16 10:29:42 +00:00 |
|
Disassembler
|
This patch adds support for microMIPS disassembler and disassembler make check tests.
|
2013-09-06 12:30:36 +00:00 |
|
InstPrinter
|
[mips] Place parentheses around && to silence warning.
|
2013-09-07 00:26:26 +00:00 |
|
MCTargetDesc
|
Generate compact unwind encoding from CFI directives.
|
2013-09-09 02:37:14 +00:00 |
|
TargetInfo
|
Move all of the header files which are involved in modelling the LLVM IR
|
2013-01-02 11:36:10 +00:00 |
|
CMakeLists.txt
|
Turn MipsOptimizeMathLibCalls into a target-independent scalar transform
|
2013-08-23 10:27:02 +00:00 |
|
LLVMBuild.txt
|
Add disassembler to MIPS.
|
2012-04-17 18:03:21 +00:00 |
|
Makefile
|
Remove edis - the enhanced disassembler. Fixes PR14654.
|
2012-12-19 19:55:47 +00:00 |
|
MicroMipsInstrFormats.td
|
Support for misc microMIPS instructions.
|
2013-09-14 06:49:25 +00:00 |
|
MicroMipsInstrInfo.td
|
Support for microMIPS DIV instructions.
|
2013-09-14 07:15:21 +00:00 |
|
Mips.h
|
Turn MipsOptimizeMathLibCalls into a target-independent scalar transform
|
2013-08-23 10:27:02 +00:00 |
|
Mips.td
|
[Mips][msa] Added initial MSA support.
|
2013-08-13 20:54:07 +00:00 |
|
Mips16FrameLowering.cpp
|
Add the saving of S2. This is needed for some of the floating point
|
2013-08-04 23:56:53 +00:00 |
|
Mips16FrameLowering.h
|
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
|
2013-03-29 01:51:04 +00:00 |
|
Mips16HardFloat.cpp
|
Set .reorder for the stub so that gas takes care of delay slot processing.
|
2013-09-21 01:37:52 +00:00 |
|
Mips16HardFloat.h
|
Checkin in of first of several patches to finish implementation of
|
2013-05-10 22:25:39 +00:00 |
|
Mips16ISelDAGToDAG.cpp
|
Fix two issues regarding Got pointer (GP) setup.
|
2013-09-18 22:46:09 +00:00 |
|
Mips16ISelDAGToDAG.h
|
Track IR ordering of SelectionDAG nodes 2/4.
|
2013-05-25 02:42:55 +00:00 |
|
Mips16ISelLowering.cpp
|
Add another intrinsic that LLVM gives an incorrect prototype to.
|
2013-08-09 21:33:41 +00:00 |
|
Mips16ISelLowering.h
|
Mips: Remove global set.
|
2013-06-13 19:06:52 +00:00 |
|
Mips16InstrFormats.td
|
Create a pattern for the "trap" instruction.
|
2013-08-07 04:00:26 +00:00 |
|
Mips16InstrInfo.cpp
|
Remove unused stdio.h includes
|
2013-08-18 08:29:51 +00:00 |
|
Mips16InstrInfo.h
|
Clean up code for Mips16 large frame handling.
|
2013-08-04 01:13:25 +00:00 |
|
Mips16InstrInfo.td
|
Fix two issues regarding Got pointer (GP) setup.
|
2013-09-18 22:46:09 +00:00 |
|
Mips16RegisterInfo.cpp
|
Clean up code for Mips16 large frame handling.
|
2013-08-04 01:13:25 +00:00 |
|
Mips16RegisterInfo.h
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
Mips64InstrInfo.td
|
[mips] Add definition of instruction "drotr32" (double rotate right plus 32).
|
2013-09-07 00:18:01 +00:00 |
|
MipsAnalyzeImmediate.cpp
|
Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.
|
2013-05-24 22:23:49 +00:00 |
|
MipsAnalyzeImmediate.h
|
…
|
|
|
MipsAsmPrinter.cpp
|
[mips] Rename register classes CPURegs and CPU64Regs.
|
2013-08-06 23:08:38 +00:00 |
|
MipsAsmPrinter.h
|
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
|
2013-06-16 20:34:27 +00:00 |
|
MipsCallingConv.td
|
[mips] Add support for calling convention CC_MipsO32_FP64, which is used when the
|
2013-08-20 23:38:40 +00:00 |
|
MipsCodeEmitter.cpp
|
[mips] Define "trap" as a pseudo instruction that turns into "break 0, 0".
|
2013-09-06 23:52:46 +00:00 |
|
MipsCondMov.td
|
[mips] Set instruction itineraries of loads, stores and conditional moves.
|
2013-09-06 23:28:24 +00:00 |
|
MipsConstantIslandPass.cpp
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
MipsDSPInstrFormats.td
|
[mips] DSP-ASE move from HI/LO register instructions.
|
2013-04-18 00:52:44 +00:00 |
|
MipsDSPInstrInfo.td
|
[mips] Use uimm5 and uimm6 instead of shamt and imm, if the immediate has to fit
|
2013-09-07 00:02:02 +00:00 |
|
MipsDelaySlotFiller.cpp
|
Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid specifying the vector size.
|
2013-07-03 15:07:05 +00:00 |
|
MipsFrameLowering.cpp
|
Move all of the header files which are involved in modelling the LLVM IR
|
2013-01-02 11:36:10 +00:00 |
|
MipsFrameLowering.h
|
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
|
2013-03-29 01:51:04 +00:00 |
|
MipsISelDAGToDAG.cpp
|
ISelDAG: spot chain cycles involving MachineNodes
|
2013-09-22 08:21:56 +00:00 |
|
MipsISelDAGToDAG.h
|
[mips][msa] Added load/store intrinsics.
|
2013-08-28 12:04:29 +00:00 |
|
MipsISelLowering.cpp
|
[mips][msa] Added support for matching nor from normal IR (i.e. not intrinsics)
|
2013-09-23 13:22:24 +00:00 |
|
MipsISelLowering.h
|
[mips][msa] Added support for matching nor from normal IR (i.e. not intrinsics)
|
2013-09-23 13:22:24 +00:00 |
|
MipsInstrFPU.td
|
This patch implements Mips load/store instructions from/to coprocessor 2. Test cases are added.
|
2013-09-16 10:29:42 +00:00 |
|
MipsInstrFormats.td
|
Fixed bug when generating Load Upper Immediate microMIPS instruction.
|
2013-09-14 07:35:41 +00:00 |
|
MipsInstrInfo.cpp
|
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
|
2013-06-16 20:34:27 +00:00 |
|
MipsInstrInfo.h
|
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
|
2013-06-16 20:34:27 +00:00 |
|
MipsInstrInfo.td
|
[mips] MUL should clobber HI0 and LO0.
|
2013-09-20 21:22:28 +00:00 |
|
MipsJITInfo.cpp
|
[test commit] Minor comment change.
|
2013-07-24 13:02:35 +00:00 |
|
MipsJITInfo.h
|
Classic JIT is still being supported by MIPS, along with MCJIT.
|
2012-12-03 23:11:12 +00:00 |
|
MipsLongBranch.cpp
|
Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid specifying the vector size.
|
2013-07-04 01:31:24 +00:00 |
|
MipsMCInstLower.cpp
|
Use the new script to sort the includes of every file under lib.
|
2012-12-03 16:50:05 +00:00 |
|
MipsMCInstLower.h
|
MIPS DSP: add code necessary for pseudo instruction lowering.
|
2012-09-27 01:59:07 +00:00 |
|
MipsMSAInstrFormats.td
|
[mips][msa] Added bnz.df, bnz.v, bz.df, and bz.v
|
2013-08-28 12:14:50 +00:00 |
|
MipsMSAInstrInfo.td
|
[mips][msa] Added support for matching pcnt from normal IR (i.e. not intrinsics)
|
2013-09-23 13:40:21 +00:00 |
|
MipsMachineFunction.cpp
|
[mips] Rename register classes CPURegs and CPU64Regs.
|
2013-08-06 23:08:38 +00:00 |
|
MipsMachineFunction.h
|
[mips] Lower EH_RETURN.
|
2013-01-30 00:26:49 +00:00 |
|
MipsModuleISelDAGToDAG.cpp
|
This patch enables llvm to switch between compiling for mips32/mips64
|
2013-04-09 19:46:01 +00:00 |
|
MipsModuleISelDAGToDAG.h
|
This patch enables llvm to switch between compiling for mips32/mips64
|
2013-04-09 19:46:01 +00:00 |
|
MipsOs16.cpp
|
Expand the mask capability for deciding which functions are mips16 and mips32
|
2013-09-15 02:09:08 +00:00 |
|
MipsOs16.h
|
This is for an experimental option -mips-os16. The idea is to compile all
|
2013-04-10 16:58:04 +00:00 |
|
MipsRegisterInfo.cpp
|
[mips][msa] Added cfcmsa, and ctcmsa
|
2013-08-28 10:26:24 +00:00 |
|
MipsRegisterInfo.h
|
[mips] Resolve register classes dynamically using ptr_rc to reduce the number of
|
2013-08-20 21:08:22 +00:00 |
|
MipsRegisterInfo.td
|
This patch implements Mips load/store instructions from/to coprocessor 2. Test cases are added.
|
2013-09-16 10:29:42 +00:00 |
|
MipsRelocations.h
|
…
|
|
|
MipsSEFrameLowering.cpp
|
[mips] Define register class FGRH32 for the high half of the 64-bit floating
|
2013-08-20 22:58:56 +00:00 |
|
MipsSEFrameLowering.h
|
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
|
2013-03-29 01:51:04 +00:00 |
|
MipsSEISelDAGToDAG.cpp
|
Test commit to verify that commit access works.
|
2013-09-13 10:08:05 +00:00 |
|
MipsSEISelDAGToDAG.h
|
[mips][msa] Added load/store intrinsics.
|
2013-08-28 12:04:29 +00:00 |
|
MipsSEISelLowering.cpp
|
[mips][msa] Added support for matching pcnt from normal IR (i.e. not intrinsics)
|
2013-09-23 13:40:21 +00:00 |
|
MipsSEISelLowering.h
|
[mips][msa] Implemented build_vector using ldi, fill, and custom SelectionDAG nodes (VSPLAT and VSPLATD)
|
2013-09-23 12:02:46 +00:00 |
|
MipsSEInstrInfo.cpp
|
[mips] Enhance command line option "-mno-ldc1-sdc1" to expand base+index double
|
2013-09-07 00:52:30 +00:00 |
|
MipsSEInstrInfo.h
|
[mips] Enhance command line option "-mno-ldc1-sdc1" to expand base+index double
|
2013-09-07 00:52:30 +00:00 |
|
MipsSERegisterInfo.cpp
|
[mips] Rename register classes CPURegs and CPU64Regs.
|
2013-08-06 23:08:38 +00:00 |
|
MipsSERegisterInfo.h
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
MipsSchedule.td
|
[mips] Define instruction itineraries IIArith and IILogic.
|
2013-07-31 00:55:34 +00:00 |
|
MipsSelectionDAGInfo.cpp
|
…
|
|
|
MipsSelectionDAGInfo.h
|
…
|
|
|
MipsSubtarget.cpp
|
Fix a problem with dual mips16/mips32 mode. When the underlying processor
|
2013-08-30 19:40:56 +00:00 |
|
MipsSubtarget.h
|
Fix a problem with dual mips16/mips32 mode. When the underlying processor
|
2013-08-30 19:40:56 +00:00 |
|
MipsTargetMachine.cpp
|
Turn MipsOptimizeMathLibCalls into a target-independent scalar transform
|
2013-08-23 10:27:02 +00:00 |
|
MipsTargetMachine.h
|
[mips] Implement MipsTargetMachine::getInstrItineraryData().
|
2013-07-12 23:33:22 +00:00 |
|
MipsTargetObjectFile.cpp
|
This is a resubmittal. For some reason it broke the bots yesterday
|
2013-01-18 21:20:38 +00:00 |
|
MipsTargetObjectFile.h
|
This is a resubmittal. For some reason it broke the bots yesterday
|
2013-01-18 21:20:38 +00:00 |
766cb697a8