forked from OSchip/llvm-project
273 lines
7.6 KiB
C
273 lines
7.6 KiB
C
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
|
|
// REQUIRES: aarch64-registered-target
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK
|
|
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -o /dev/null %s
|
|
#include <arm_sve.h>
|
|
|
|
// CHECK-LABEL: @test_svcntw(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.vscale.i64()
|
|
// CHECK-NEXT: [[TMP1:%.*]] = shl nuw nsw i64 [[TMP0]], 2
|
|
// CHECK-NEXT: ret i64 [[TMP1]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z11test_svcntwv(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.vscale.i64()
|
|
// CPP-CHECK-NEXT: [[TMP1:%.*]] = shl nuw nsw i64 [[TMP0]], 2
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP1]]
|
|
//
|
|
uint64_t test_svcntw()
|
|
{
|
|
return svcntw();
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 0)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z15test_svcntw_patv(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 0)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat()
|
|
{
|
|
return svcntw_pat(SV_POW2);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_1(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: ret i64 1
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_1v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: ret i64 1
|
|
//
|
|
uint64_t test_svcntw_pat_1()
|
|
{
|
|
return svcntw_pat(SV_VL1);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_2(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: ret i64 2
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_2v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: ret i64 2
|
|
//
|
|
uint64_t test_svcntw_pat_2()
|
|
{
|
|
return svcntw_pat(SV_VL2);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_3(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: ret i64 3
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_3v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: ret i64 3
|
|
//
|
|
uint64_t test_svcntw_pat_3()
|
|
{
|
|
return svcntw_pat(SV_VL3);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_4(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: ret i64 4
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_4v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: ret i64 4
|
|
//
|
|
uint64_t test_svcntw_pat_4()
|
|
{
|
|
return svcntw_pat(SV_VL4);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_5(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 5)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_5v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 5)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_5()
|
|
{
|
|
return svcntw_pat(SV_VL5);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_6(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 6)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_6v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 6)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_6()
|
|
{
|
|
return svcntw_pat(SV_VL6);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_7(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 7)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_7v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 7)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_7()
|
|
{
|
|
return svcntw_pat(SV_VL7);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_8(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 8)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_8v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 8)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_8()
|
|
{
|
|
return svcntw_pat(SV_VL8);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_9(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 9)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z17test_svcntw_pat_9v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 9)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_9()
|
|
{
|
|
return svcntw_pat(SV_VL16);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_10(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 10)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svcntw_pat_10v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 10)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_10()
|
|
{
|
|
return svcntw_pat(SV_VL32);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_11(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 11)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svcntw_pat_11v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 11)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_11()
|
|
{
|
|
return svcntw_pat(SV_VL64);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_12(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 12)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svcntw_pat_12v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 12)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_12()
|
|
{
|
|
return svcntw_pat(SV_VL128);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_13(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 13)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svcntw_pat_13v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 13)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_13()
|
|
{
|
|
return svcntw_pat(SV_VL256);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_14(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 29)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svcntw_pat_14v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 29)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_14()
|
|
{
|
|
return svcntw_pat(SV_MUL4);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_15(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 30)
|
|
// CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svcntw_pat_15v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.aarch64.sve.cntw(i32 30)
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP0]]
|
|
//
|
|
uint64_t test_svcntw_pat_15()
|
|
{
|
|
return svcntw_pat(SV_MUL3);
|
|
}
|
|
|
|
// CHECK-LABEL: @test_svcntw_pat_16(
|
|
// CHECK-NEXT: entry:
|
|
// CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.vscale.i64()
|
|
// CHECK-NEXT: [[TMP1:%.*]] = shl nuw nsw i64 [[TMP0]], 2
|
|
// CHECK-NEXT: ret i64 [[TMP1]]
|
|
//
|
|
// CPP-CHECK-LABEL: @_Z18test_svcntw_pat_16v(
|
|
// CPP-CHECK-NEXT: entry:
|
|
// CPP-CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.vscale.i64()
|
|
// CPP-CHECK-NEXT: [[TMP1:%.*]] = shl nuw nsw i64 [[TMP0]], 2
|
|
// CPP-CHECK-NEXT: ret i64 [[TMP1]]
|
|
//
|
|
uint64_t test_svcntw_pat_16()
|
|
{
|
|
return svcntw_pat(SV_ALL);
|
|
}
|