Matt Arsenault 0e8a299f19 AMDGPU: Assembler support for vintrp instructions ... llvm-svn: 289866		2016-12-15 20:40:20 +00:00
..
AArch64	[Assembler] Better error messages for .org directive	2016-12-14 10:43:58 +00:00
AMDGPU	AMDGPU: Assembler support for vintrp instructions	2016-12-15 20:40:20 +00:00
ARM	[Assembler] Better error messages for .org directive	2016-12-14 10:43:58 +00:00
AVR	[AVR] Add all of the machine code test suite	2016-11-09 23:46:25 +00:00
AsmParser	[Assembler] Better error messages for .org directive	2016-12-14 10:43:58 +00:00
COFF	Emit S_COMPILE3 record once per TU rather than once per function	2016-11-02 21:30:35 +00:00
Disassembler	AMDGPU: Change vintrp printing	2016-12-14 16:36:12 +00:00
ELF	Add missing triple target for numeric section flag test	2016-12-15 10:20:48 +00:00
Hexagon	[Hexagon] Fix disassembler crash after r279255	2016-09-09 21:45:00 +00:00
Lanai	[lanai] Add more tests for assembly of conditional ALU ops	2016-07-11 17:58:16 +00:00
MachO	Reverting back r285355: "Update .debug_line section version information to match DWARF version", while I'm investigating a test failure.	2016-10-27 23:20:19 +00:00
Markup	…
Mips	[mips] For PIC code convert unconditional jump to unconditional branch	2016-12-12 17:40:26 +00:00
PowerPC	[PPC] Slightly Improve Assembly Parsing errors and add EOL comment	2016-12-05 14:11:03 +00:00
Sparc	Don't pass a Reloc::Model to MC.	2016-05-18 11:58:50 +00:00
SystemZ	[SystemZ] Support remaining atomic instructions	2016-12-02 18:24:16 +00:00
X86	[LMT] Restrict nop length to one	2016-12-01 15:19:10 +00:00