forked from OSchip/llvm-project
91 lines
3.2 KiB
LLVM
91 lines
3.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=thumbv8.1m.main-arm-none-eabi -mattr=+mve -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=CHECK
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @sext_0246(<8 x i16> %src) {
|
|
; CHECK-LABEL: sext_0246:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmovlb.s16 q0, q0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%strided.vec = shufflevector <8 x i16> %src, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
|
|
%out = sext <4 x i16> %strided.vec to <4 x i32>
|
|
ret <4 x i32> %out
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @sext_1357(<8 x i16> %src) {
|
|
; CHECK-LABEL: sext_1357:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmovlt.s16 q0, q0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%strided.vec = shufflevector <8 x i16> %src, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
|
|
%out = sext <4 x i16> %strided.vec to <4 x i32>
|
|
ret <4 x i32> %out
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @zext_0246(<8 x i16> %src) {
|
|
; CHECK-LABEL: zext_0246:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmovlb.u16 q0, q0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%strided.vec = shufflevector <8 x i16> %src, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
|
|
%out = zext <4 x i16> %strided.vec to <4 x i32>
|
|
ret <4 x i32> %out
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <4 x i32> @zext_1357(<8 x i16> %src) {
|
|
; CHECK-LABEL: zext_1357:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmovlt.u16 q0, q0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%strided.vec = shufflevector <8 x i16> %src, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
|
|
%out = zext <4 x i16> %strided.vec to <4 x i32>
|
|
ret <4 x i32> %out
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x i16> @sext_02468101214(<16 x i8> %src) {
|
|
; CHECK-LABEL: sext_02468101214:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmovlb.s8 q0, q0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%strided.vec = shufflevector <16 x i8> %src, <16 x i8> undef, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
|
|
%out = sext <8 x i8> %strided.vec to <8 x i16>
|
|
ret <8 x i16> %out
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x i16> @sext_13579111315(<16 x i8> %src) {
|
|
; CHECK-LABEL: sext_13579111315:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmovlt.s8 q0, q0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%strided.vec = shufflevector <16 x i8> %src, <16 x i8> undef, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
|
|
%out = sext <8 x i8> %strided.vec to <8 x i16>
|
|
ret <8 x i16> %out
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x i16> @zext_02468101214(<16 x i8> %src) {
|
|
; CHECK-LABEL: zext_02468101214:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmovlb.u8 q0, q0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%strided.vec = shufflevector <16 x i8> %src, <16 x i8> undef, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
|
|
%out = zext <8 x i8> %strided.vec to <8 x i16>
|
|
ret <8 x i16> %out
|
|
}
|
|
|
|
define arm_aapcs_vfpcc <8 x i16> @zext_13579111315(<16 x i8> %src) {
|
|
; CHECK-LABEL: zext_13579111315:
|
|
; CHECK: @ %bb.0: @ %entry
|
|
; CHECK-NEXT: vmovlt.u8 q0, q0
|
|
; CHECK-NEXT: bx lr
|
|
entry:
|
|
%strided.vec = shufflevector <16 x i8> %src, <16 x i8> undef, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
|
|
%out = zext <8 x i8> %strided.vec to <8 x i16>
|
|
ret <8 x i16> %out
|
|
}
|