| .. |
|
AArch64
|
Add -debugify-and-strip-all to add debug info before a pass and remove it after
|
2020-04-10 16:36:07 -07:00 |
|
AMDGPU
|
AMDGPU/GlobalISel: Fix RegBankSelect for v2s16 shifts
|
2020-04-11 20:55:33 -04:00 |
|
ARC
|
…
|
|
|
ARM
|
Re-land [Codegen/Statepoint] Allow usage of registers for non gc deopt values.
|
2020-04-10 10:13:39 +07:00 |
|
AVR
|
[AVR] Generalize the previous interrupt bugfix to signal handlers too
|
2020-03-31 19:33:34 +13:00 |
|
BPF
|
[llvm] Fix missing FileCheck directive colons
|
2020-04-06 09:59:08 -06:00 |
|
Generic
|
[mir-strip-debug] Optionally preserve debug info that wasn't from debugify/mir-debugify
|
2020-04-10 15:24:14 -07:00 |
|
Hexagon
|
[Pipeliner] Fix the bug in pragma that disables the pipeliner.
|
2020-04-10 12:52:16 -05:00 |
|
Inputs
|
…
|
|
|
Lanai
|
…
|
|
|
MIR
|
AMDGPU: Assume f32 denormals are enabled by default
|
2020-04-02 17:17:12 -04:00 |
|
MSP430
|
…
|
|
|
Mips
|
[llvm] Fix missing FileCheck directive colons
|
2020-04-06 09:59:08 -06:00 |
|
NVPTX
|
[llvm] Fix missing FileCheck directive colons
|
2020-04-06 09:59:08 -06:00 |
|
PowerPC
|
[PowerPC] Handle f16 as a storage type only
|
2020-04-11 07:34:47 -05:00 |
|
RISCV
|
[LegalizeTypes][RISCV] Correctly sign-extend comparison for ATOMIC_CMP_XCHG
|
2020-04-01 15:51:26 +01:00 |
|
SPARC
|
…
|
|
|
SystemZ
|
[LoopDataPrefetch + SystemZ] Let target decide on prefetching for each loop.
|
2020-04-02 14:57:46 +02:00 |
|
Thumb
|
[ARM] unwinding .pad instructions missing in execute-only prologue
|
2020-04-07 11:51:59 +01:00 |
|
Thumb2
|
[ARM][MVE] Optimise offset addresses of gathers/scatters
|
2020-04-08 11:46:57 +01:00 |
|
VE
|
[VE] Support (m)0 and (m)1 operands
|
2020-04-09 18:09:00 +02:00 |
|
WebAssembly
|
[WebAssembly] Use dummy debug info in Emscripten SjLj
|
2020-04-09 18:44:50 -07:00 |
|
WinCFGuard
|
…
|
|
|
WinEH
|
…
|
|
|
X86
|
[CodeGen] Allow partial tail duplication in Machine Block Placement.
|
2020-04-11 12:20:31 -07:00 |
|
XCore
|
…
|
|
96819011ca