maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Matt Arsenault 72eef820d5 AMDGPU/GlobalISel: Select G_SHUFFLE_VECTOR 
G_SHUFFLE_VECTOR is legal since it theoretically may help match op_sel
for VOP3P instructions. Expand it in some other way in case it doesn't
fold into the use instructions.
 		2020-02-21 13:35:40 -05:00
..
AArch64 [llvm][CodeGen] DAG Combiner folds for vscale. 2020-02-21 18:03:12 +00:00
AMDGPU AMDGPU/GlobalISel: Select G_SHUFFLE_VECTOR 2020-02-21 13:35:40 -05:00
ARC
…
ARM Regenerate rotate test. NFC. 2020-02-20 13:54:43 +00:00
AVR
…
BPF Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""" 2020-02-13 10:16:06 -08:00
Generic Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""" 2020-02-13 10:16:06 -08:00
Hexagon [Hexagon] Introduce noop intrinsic to cast between vector predicate types 2020-02-21 07:37:59 -06:00
Inputs
…
Lanai Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""" 2020-02-13 10:16:06 -08:00
MIR Revert "Reland "[DebugInfo] Enable the debug entry values feature by default"" 2020-02-20 14:41:39 +01:00
MSP430
…
Mips [MIPS GlobalISel] Legalize non-power-of-2 and unaligned load and store 2020-02-19 12:02:27 +01:00
NVPTX [NVPTX, LSV] Move the LSV optimization pass to later when the graph is cleaner 2020-02-13 12:15:38 -08:00
PowerPC [XCOFF][AIX] Put undefined symbol name into StringTable when neccessary 2020-02-21 18:18:31 +00:00
RISCV [RISCV] Implement mayBeEmittedAsTailCall for tail call optimization 2020-02-18 23:56:42 +08:00
SPARC Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""" 2020-02-13 10:16:06 -08:00
SystemZ [ValueTracking] Improve isKnownNonNaN() to recognize zero splats. 2020-02-19 09:35:36 -08:00
Thumb Use SETNE directly rather than SUB/SETNE 0 for stack guard check 2020-02-18 13:21:26 +00:00
Thumb2 [ARM,MVE] Add vqdmull[b,t]q intrinsic families 2020-02-20 10:51:19 +00:00
VE [VE] TLS codegen 2020-02-18 16:09:12 +01:00
WebAssembly [WebAssembly] Replace all calls with generalized multivalue calls 2020-02-18 15:55:20 -08:00
WinCFGuard
…
WinEH
…
X86 [BFI] Fix missed BFI updates in MachineSink. 2020-02-21 09:50:54 -08:00
XCore [XCore] Add instruction pattern for bitrev 2020-02-21 09:28:49 +08:00