forked from OSchip/llvm-project
1bfa159db9
This patch teaches (ARM|AArch64)ISelLowering.cpp to match illegal vector types to interleaved access intrinsics as long as the types are multiples of the vector register width. A "wide" access will now be mapped to multiple interleave intrinsics similar to the way in which non-interleaved accesses with illegal types are legalized into multiple accesses. I'll update the associated TTI costs (in getInterleavedMemoryOpCost) as a follow-on. Differential Revision: https://reviews.llvm.org/D29466 llvm-svn: 296750 |
||
|---|---|---|
| .. | ||
| interleaved-accesses-extract-user.ll | ||
| interleaved-accesses.ll | ||
| lit.local.cfg | ||