| .. |
|
AsmParser
|
AArch64: remove extraneous padding
|
2016-08-18 22:35:06 +00:00 |
|
Disassembler
|
Replace "fallthrough" comments with LLVM_FALLTHROUGH
|
2016-08-17 05:10:15 +00:00 |
|
InstPrinter
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
MCTargetDesc
|
[MC] Move .cv_loc management logic out of MCContext
|
2016-08-26 17:58:37 +00:00 |
|
TargetInfo
|
Remove autoconf support
|
2016-01-26 21:29:08 +00:00 |
|
Utils
|
AArch64: try to fix optimized build failure.
|
2016-07-05 23:15:58 +00:00 |
|
AArch64.h
|
[AArch64] Register passes so they can be run by llc
|
2016-08-01 05:56:57 +00:00 |
|
AArch64.td
|
[AArch64] Adjust the feature set for Exynos M1.
|
2016-08-24 18:17:30 +00:00 |
|
AArch64A53Fix835769.cpp
|
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it
|
2016-08-25 01:27:13 +00:00 |
|
AArch64A57FPLoadBalancing.cpp
|
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it
|
2016-08-25 01:27:13 +00:00 |
|
AArch64AddressTypePromotion.cpp
|
[AArch64] Register passes so they can be run by llc
|
2016-08-01 05:56:57 +00:00 |
|
AArch64AdvSIMDScalarPass.cpp
|
[AArch64] Register passes so they can be run by llc
|
2016-08-01 05:56:57 +00:00 |
|
AArch64AsmPrinter.cpp
|
Use abstraction in AArch64AsmPrinter::lowerSTACKMAP. NFCI
|
2016-08-31 12:43:49 +00:00 |
|
AArch64BranchRelaxation.cpp
|
BranchRelaxation: Fix handling of blocks with multiple conditional
|
2016-08-23 01:30:30 +00:00 |
|
AArch64CallLowering.cpp
|
GlobalISel: use G_TYPE to annotate physregs with a type.
|
2016-08-31 21:24:02 +00:00 |
|
AArch64CallLowering.h
|
GlobalISel: use G_TYPE to annotate physregs with a type.
|
2016-08-31 21:24:02 +00:00 |
|
AArch64CallingConvention.h
|
Replace uint16_t with the MCPhysReg typedef in many places. A lot of physical register arrays already use this typedef.
|
2015-12-05 07:13:35 +00:00 |
|
AArch64CallingConvention.td
|
GlobalISel[AArch64]: support pointer types in argument lowering.
|
2016-07-25 21:01:17 +00:00 |
|
AArch64CleanupLocalDynamicTLSPass.cpp
|
[AArch64] Register passes so they can be run by llc
|
2016-08-01 05:56:57 +00:00 |
|
AArch64CollectLOH.cpp
|
Replace incorrect "#ifdef DEBUG" with "#ifndef NDEBUG".
|
2016-08-30 03:16:16 +00:00 |
|
AArch64ConditionOptimizer.cpp
|
[AArch64] Register passes so they can be run by llc
|
2016-08-01 05:56:57 +00:00 |
|
AArch64ConditionalCompares.cpp
|
Replace a few more "fall through" comments with LLVM_FALLTHROUGH
|
2016-08-17 20:30:52 +00:00 |
|
AArch64DeadRegisterDefinitionsPass.cpp
|
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it
|
2016-08-25 01:27:13 +00:00 |
|
AArch64ExpandPseudoInsts.cpp
|
[AArch64] Register AArch64LoadStoreOptimizer so it can be run by llc -run-pass. NFCI.
|
2016-07-20 21:45:58 +00:00 |
|
AArch64FastISel.cpp
|
Swift Calling Convetion: add support for AArch64.
|
2016-08-26 19:28:17 +00:00 |
|
AArch64FrameLowering.cpp
|
Move helpers into anonymous namespaces. NFC.
|
2016-08-06 11:13:10 +00:00 |
|
AArch64FrameLowering.h
|
[PEI, AArch64] Use empty spaces in stack area for local stack slot allocation.
|
2016-06-02 16:22:07 +00:00 |
|
AArch64ISelDAGToDAG.cpp
|
Use the range variant of transform instead of unpacking begin/end
|
2016-08-12 04:32:42 +00:00 |
|
AArch64ISelLowering.cpp
|
Swift Calling Convetion: add support for AArch64.
|
2016-08-26 19:28:17 +00:00 |
|
AArch64ISelLowering.h
|
GlobalISel: implement simple function calls on AArch64.
|
2016-08-10 21:44:01 +00:00 |
|
AArch64InstrAtomics.td
|
AArch64: properly calculate cmpxchg status in FastISel.
|
2016-08-02 20:22:36 +00:00 |
|
AArch64InstrFormats.td
|
[SelectionDAG] Rename fextend -> fpextend, fround -> fpround, frnd -> fround
|
2016-08-18 20:08:15 +00:00 |
|
AArch64InstrInfo.cpp
|
Typo fixes. NFC
|
2016-08-31 12:43:44 +00:00 |
|
AArch64InstrInfo.h
|
[AArch64] Re-factor code shared by AArch64LoadStoreOpt and AArch64InstrInfo.
|
2016-08-12 15:26:00 +00:00 |
|
AArch64InstrInfo.td
|
[AArch64] Avoid materializing constant 1 by using csinc, rather than csel.
|
2016-08-26 14:01:55 +00:00 |
|
AArch64InstructionSelector.cpp
|
GlobalISel: add a G_PHI instruction to give phis a type.
|
2016-09-01 20:45:41 +00:00 |
|
AArch64InstructionSelector.h
|
[GlobalISel] Introduce an instruction selector.
|
2016-07-27 14:31:55 +00:00 |
|
AArch64LoadStoreOptimizer.cpp
|
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it
|
2016-08-25 01:27:13 +00:00 |
|
AArch64MCInstLower.cpp
|
…
|
|
|
AArch64MCInstLower.h
|
…
|
|
|
AArch64MachineFunctionInfo.h
|
[AArch64] Mark various *Info classes as 'final'. NFC.
|
2016-07-27 14:31:46 +00:00 |
|
AArch64MachineLegalizer.cpp
|
GlobalISel: legalize frem to a libcall on AArch64.
|
2016-08-29 19:07:16 +00:00 |
|
AArch64MachineLegalizer.h
|
Fix include case. NFC.
|
2016-07-22 20:15:19 +00:00 |
|
AArch64PBQPRegAlloc.cpp
|
CodeGen: Take MachineInstr& in SlotIndexes and LiveIntervals, NFC
|
2016-02-27 06:40:41 +00:00 |
|
AArch64PBQPRegAlloc.h
|
…
|
|
|
AArch64PerfectShuffle.h
|
…
|
|
|
AArch64PromoteConstant.cpp
|
[AArch64] Register passes so they can be run by llc
|
2016-08-01 05:56:57 +00:00 |
|
AArch64RedundantCopyElimination.cpp
|
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it
|
2016-08-25 01:27:13 +00:00 |
|
AArch64RegisterBankInfo.cpp
|
GlobalISel: implement low-level type with just size & vector lanes.
|
2016-07-20 19:09:30 +00:00 |
|
AArch64RegisterBankInfo.h
|
[AArch64] Mark various *Info classes as 'final'. NFC.
|
2016-07-27 14:31:46 +00:00 |
|
AArch64RegisterInfo.cpp
|
MachineFunction: Return reference for getFrameInfo(); NFC
|
2016-07-28 18:40:00 +00:00 |
|
AArch64RegisterInfo.h
|
[AArch64] Mark various *Info classes as 'final'. NFC.
|
2016-07-27 14:31:46 +00:00 |
|
AArch64RegisterInfo.td
|
Fix typo in comment. NFC
|
2016-04-24 17:55:57 +00:00 |
|
AArch64SchedA53.td
|
Remove MinLatency in SchedMachineModel. NFC.
|
2016-04-26 00:37:46 +00:00 |
|
AArch64SchedA57.td
|
AArch64: Reenable CompleteModel for A53, A57 and Kryo models
|
2016-03-01 21:55:35 +00:00 |
|
AArch64SchedA57WriteRes.td
|
…
|
|
|
AArch64SchedCyclone.td
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64SchedKryo.td
|
AArch64: Reenable CompleteModel for A53, A57 and Kryo models
|
2016-03-01 21:55:35 +00:00 |
|
AArch64SchedKryoDetails.td
|
[AArch64] Add support for Qualcomm Kryo CPU.
|
2016-02-12 15:51:51 +00:00 |
|
AArch64SchedM1.td
|
[AArch64] Adjust the scheduling model for Exynos M1.
|
2016-09-06 19:22:29 +00:00 |
|
AArch64SchedVulcan.td
|
[AArch64] Add Broadcom Vulcan scheduling model.
|
2016-06-30 06:42:31 +00:00 |
|
AArch64Schedule.td
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64SelectionDAGInfo.cpp
|
[SDAG] Remove FixedArgs parameter from CallLoweringInfo::setCallee
|
2016-06-22 12:54:25 +00:00 |
|
AArch64SelectionDAGInfo.h
|
Pass DebugLoc and SDLoc by const ref.
|
2016-06-12 15:39:02 +00:00 |
|
AArch64StorePairSuppress.cpp
|
[AArch64] Register passes so they can be run by llc
|
2016-08-01 05:56:57 +00:00 |
|
AArch64Subtarget.cpp
|
[GlobalISel] Introduce an instruction selector.
|
2016-07-27 14:31:55 +00:00 |
|
AArch64Subtarget.h
|
[GlobalISel] Introduce an instruction selector.
|
2016-07-27 14:31:55 +00:00 |
|
AArch64SystemOperands.td
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
AArch64TargetMachine.cpp
|
[AArch64] Register passes so they can be run by llc
|
2016-08-01 05:56:57 +00:00 |
|
AArch64TargetMachine.h
|
Delete Reloc::Default.
|
2016-05-18 22:04:49 +00:00 |
|
AArch64TargetObjectFile.cpp
|
…
|
|
|
AArch64TargetObjectFile.h
|
…
|
|
|
AArch64TargetTransformInfo.cpp
|
AArch64: Do not test for CPUs, use SubtargetFeatures
|
2016-06-02 18:03:53 +00:00 |
|
AArch64TargetTransformInfo.h
|
[TTI] Add hook for vector extract with extension
|
2016-04-27 15:20:21 +00:00 |
|
CMakeLists.txt
|
[GlobalISel] Introduce an instruction selector.
|
2016-07-27 14:31:55 +00:00 |
|
LLVMBuild.txt
|
[AArch64] Plug the beginning of the GlobalISel pipeline.
|
2016-02-11 19:35:06 +00:00 |
405c90e6cc