forked from OSchip/llvm-project
199 lines
6.8 KiB
LLVM
199 lines
6.8 KiB
LLVM
; RUN: llc -mtriple=arm64_32-apple-ios7.0 -mcpu=cyclone %s -o - | FileCheck %s
|
|
|
|
define <2 x double> @test_insert_elt(<2 x double> %vec, double %val) {
|
|
; CHECK-LABEL: test_insert_elt:
|
|
; CHECK: mov.d v0[0], v1[0]
|
|
%res = insertelement <2 x double> %vec, double %val, i32 0
|
|
ret <2 x double> %res
|
|
}
|
|
|
|
define void @test_split_16B(<4 x float> %val, <4 x float>* %addr) {
|
|
; CHECK-LABEL: test_split_16B:
|
|
; CHECK: str q0, [x0]
|
|
store <4 x float> %val, <4 x float>* %addr, align 8
|
|
ret void
|
|
}
|
|
|
|
define void @test_split_16B_splat(<4 x i32>, <4 x i32>* %addr) {
|
|
; CHECK-LABEL: test_split_16B_splat:
|
|
; CHECK: str {{q[0-9]+}}
|
|
|
|
%vec.tmp0 = insertelement <4 x i32> undef, i32 42, i32 0
|
|
%vec.tmp1 = insertelement <4 x i32> %vec.tmp0, i32 42, i32 1
|
|
%vec.tmp2 = insertelement <4 x i32> %vec.tmp1, i32 42, i32 2
|
|
%vec = insertelement <4 x i32> %vec.tmp2, i32 42, i32 3
|
|
|
|
store <4 x i32> %vec, <4 x i32>* %addr, align 8
|
|
ret void
|
|
}
|
|
|
|
|
|
%vec = type <2 x double>
|
|
|
|
declare {%vec, %vec} @llvm.aarch64.neon.ld2r.v2f64.p0i8(i8*)
|
|
define {%vec, %vec} @test_neon_load(i8* %addr) {
|
|
; CHECK-LABEL: test_neon_load:
|
|
; CHECK: ld2r.2d { v0, v1 }, [x0]
|
|
%res = call {%vec, %vec} @llvm.aarch64.neon.ld2r.v2f64.p0i8(i8* %addr)
|
|
ret {%vec, %vec} %res
|
|
}
|
|
|
|
declare {%vec, %vec} @llvm.aarch64.neon.ld2lane.v2f64.p0i8(%vec, %vec, i64, i8*)
|
|
define {%vec, %vec} @test_neon_load_lane(i8* %addr, %vec %in1, %vec %in2) {
|
|
; CHECK-LABEL: test_neon_load_lane:
|
|
; CHECK: ld2.d { v0, v1 }[0], [x0]
|
|
%res = call {%vec, %vec} @llvm.aarch64.neon.ld2lane.v2f64.p0i8(%vec %in1, %vec %in2, i64 0, i8* %addr)
|
|
ret {%vec, %vec} %res
|
|
}
|
|
|
|
declare void @llvm.aarch64.neon.st2.v2f64.p0i8(%vec, %vec, i8*)
|
|
define void @test_neon_store(i8* %addr, %vec %in1, %vec %in2) {
|
|
; CHECK-LABEL: test_neon_store:
|
|
; CHECK: st2.2d { v0, v1 }, [x0]
|
|
call void @llvm.aarch64.neon.st2.v2f64.p0i8(%vec %in1, %vec %in2, i8* %addr)
|
|
ret void
|
|
}
|
|
|
|
declare void @llvm.aarch64.neon.st2lane.v2f64.p0i8(%vec, %vec, i64, i8*)
|
|
define void @test_neon_store_lane(i8* %addr, %vec %in1, %vec %in2) {
|
|
; CHECK-LABEL: test_neon_store_lane:
|
|
; CHECK: st2.d { v0, v1 }[1], [x0]
|
|
call void @llvm.aarch64.neon.st2lane.v2f64.p0i8(%vec %in1, %vec %in2, i64 1, i8* %addr)
|
|
ret void
|
|
}
|
|
|
|
declare {%vec, %vec} @llvm.aarch64.neon.ld2.v2f64.p0i8(i8*)
|
|
define {{%vec, %vec}, i8*} @test_neon_load_post(i8* %addr, i32 %offset) {
|
|
; CHECK-LABEL: test_neon_load_post:
|
|
; CHECK-DAG: sxtw [[OFFSET:x[0-9]+]], w1
|
|
; CHECK: ld2.2d { v0, v1 }, [x0], [[OFFSET]]
|
|
|
|
%vecs = call {%vec, %vec} @llvm.aarch64.neon.ld2.v2f64.p0i8(i8* %addr)
|
|
|
|
%addr.new = getelementptr inbounds i8, i8* %addr, i32 %offset
|
|
|
|
%res.tmp = insertvalue {{%vec, %vec}, i8*} undef, {%vec, %vec} %vecs, 0
|
|
%res = insertvalue {{%vec, %vec}, i8*} %res.tmp, i8* %addr.new, 1
|
|
ret {{%vec, %vec}, i8*} %res
|
|
}
|
|
|
|
define {{%vec, %vec}, i8*} @test_neon_load_post_lane(i8* %addr, i32 %offset, %vec %in1, %vec %in2) {
|
|
; CHECK-LABEL: test_neon_load_post_lane:
|
|
; CHECK-DAG: sxtw [[OFFSET:x[0-9]+]], w1
|
|
; CHECK: ld2.d { v0, v1 }[1], [x0], [[OFFSET]]
|
|
|
|
%vecs = call {%vec, %vec} @llvm.aarch64.neon.ld2lane.v2f64.p0i8(%vec %in1, %vec %in2, i64 1, i8* %addr)
|
|
|
|
%addr.new = getelementptr inbounds i8, i8* %addr, i32 %offset
|
|
|
|
%res.tmp = insertvalue {{%vec, %vec}, i8*} undef, {%vec, %vec} %vecs, 0
|
|
%res = insertvalue {{%vec, %vec}, i8*} %res.tmp, i8* %addr.new, 1
|
|
ret {{%vec, %vec}, i8*} %res
|
|
}
|
|
|
|
define i8* @test_neon_store_post(i8* %addr, i32 %offset, %vec %in1, %vec %in2) {
|
|
; CHECK-LABEL: test_neon_store_post:
|
|
; CHECK-DAG: sxtw [[OFFSET:x[0-9]+]], w1
|
|
; CHECK: st2.2d { v0, v1 }, [x0], [[OFFSET]]
|
|
|
|
call void @llvm.aarch64.neon.st2.v2f64.p0i8(%vec %in1, %vec %in2, i8* %addr)
|
|
|
|
%addr.new = getelementptr inbounds i8, i8* %addr, i32 %offset
|
|
|
|
ret i8* %addr.new
|
|
}
|
|
|
|
define i8* @test_neon_store_post_lane(i8* %addr, i32 %offset, %vec %in1, %vec %in2) {
|
|
; CHECK-LABEL: test_neon_store_post_lane:
|
|
; CHECK: sxtw [[OFFSET:x[0-9]+]], w1
|
|
; CHECK: st2.d { v0, v1 }[0], [x0], [[OFFSET]]
|
|
|
|
call void @llvm.aarch64.neon.st2lane.v2f64.p0i8(%vec %in1, %vec %in2, i64 0, i8* %addr)
|
|
|
|
%addr.new = getelementptr inbounds i8, i8* %addr, i32 %offset
|
|
|
|
ret i8* %addr.new
|
|
}
|
|
|
|
; ld1 is slightly different because it goes via ISelLowering of normal IR ops
|
|
; rather than an intrinsic.
|
|
define {%vec, double*} @test_neon_ld1_post_lane(double* %addr, i32 %offset, %vec %in) {
|
|
; CHECK-LABEL: test_neon_ld1_post_lane:
|
|
; CHECK: sbfiz [[OFFSET:x[0-9]+]], x1, #3, #32
|
|
; CHECK: ld1.d { v0 }[0], [x0], [[OFFSET]]
|
|
|
|
%loaded = load double, double* %addr, align 8
|
|
%newvec = insertelement %vec %in, double %loaded, i32 0
|
|
|
|
%addr.new = getelementptr inbounds double, double* %addr, i32 %offset
|
|
|
|
%res.tmp = insertvalue {%vec, double*} undef, %vec %newvec, 0
|
|
%res = insertvalue {%vec, double*} %res.tmp, double* %addr.new, 1
|
|
|
|
ret {%vec, double*} %res
|
|
}
|
|
|
|
define {{%vec, %vec}, i8*} @test_neon_load_post_exact(i8* %addr) {
|
|
; CHECK-LABEL: test_neon_load_post_exact:
|
|
; CHECK: ld2.2d { v0, v1 }, [x0], #32
|
|
|
|
%vecs = call {%vec, %vec} @llvm.aarch64.neon.ld2.v2f64.p0i8(i8* %addr)
|
|
|
|
%addr.new = getelementptr inbounds i8, i8* %addr, i32 32
|
|
|
|
%res.tmp = insertvalue {{%vec, %vec}, i8*} undef, {%vec, %vec} %vecs, 0
|
|
%res = insertvalue {{%vec, %vec}, i8*} %res.tmp, i8* %addr.new, 1
|
|
ret {{%vec, %vec}, i8*} %res
|
|
}
|
|
|
|
define {%vec, double*} @test_neon_ld1_post_lane_exact(double* %addr, %vec %in) {
|
|
; CHECK-LABEL: test_neon_ld1_post_lane_exact:
|
|
; CHECK: ld1.d { v0 }[0], [x0], #8
|
|
|
|
%loaded = load double, double* %addr, align 8
|
|
%newvec = insertelement %vec %in, double %loaded, i32 0
|
|
|
|
%addr.new = getelementptr inbounds double, double* %addr, i32 1
|
|
|
|
%res.tmp = insertvalue {%vec, double*} undef, %vec %newvec, 0
|
|
%res = insertvalue {%vec, double*} %res.tmp, double* %addr.new, 1
|
|
|
|
ret {%vec, double*} %res
|
|
}
|
|
|
|
; As in the general load/store case, this GEP has defined semantics when the
|
|
; address wraps. We cannot use post-indexed addressing.
|
|
define {%vec, double*} @test_neon_ld1_notpost_lane_exact(double* %addr, %vec %in) {
|
|
; CHECK-LABEL: test_neon_ld1_notpost_lane_exact:
|
|
; CHECK-NOT: ld1.d { {{v[0-9]+}} }[0], [{{x[0-9]+|sp}}], #8
|
|
; CHECK: add w0, w0, #8
|
|
; CHECK: ret
|
|
|
|
%loaded = load double, double* %addr, align 8
|
|
%newvec = insertelement %vec %in, double %loaded, i32 0
|
|
|
|
%addr.new = getelementptr double, double* %addr, i32 1
|
|
|
|
%res.tmp = insertvalue {%vec, double*} undef, %vec %newvec, 0
|
|
%res = insertvalue {%vec, double*} %res.tmp, double* %addr.new, 1
|
|
|
|
ret {%vec, double*} %res
|
|
}
|
|
|
|
define {%vec, double*} @test_neon_ld1_notpost_lane(double* %addr, i32 %offset, %vec %in) {
|
|
; CHECK-LABEL: test_neon_ld1_notpost_lane:
|
|
; CHECK-NOT: ld1.d { {{v[0-9]+}} }[0], [{{x[0-9]+|sp}}], {{x[0-9]+|sp}}
|
|
; CHECK: add w0, w0, w1, lsl #3
|
|
; CHECK: ret
|
|
|
|
%loaded = load double, double* %addr, align 8
|
|
%newvec = insertelement %vec %in, double %loaded, i32 0
|
|
|
|
%addr.new = getelementptr double, double* %addr, i32 %offset
|
|
|
|
%res.tmp = insertvalue {%vec, double*} undef, %vec %newvec, 0
|
|
%res = insertvalue {%vec, double*} %res.tmp, double* %addr.new, 1
|
|
|
|
ret {%vec, double*} %res
|
|
}
|