forked from OSchip/llvm-project
308 lines
11 KiB
LLVM
308 lines
11 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=i386-apple-darwin -mattr=+sse4.1 | FileCheck %s
|
|
|
|
; This test works just like the non-upgrade one except that it only checks
|
|
; forms which require auto-upgrading.
|
|
|
|
define <2 x double> @test_x86_sse41_blendpd(<2 x double> %a0, <2 x double> %a1) {
|
|
; CHECK-LABEL: test_x86_sse41_blendpd:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: blendps {{.*#+}} xmm0 = xmm0[0,1],xmm1[2,3]
|
|
; CHECK-NEXT: retl
|
|
%res = call <2 x double> @llvm.x86.sse41.blendpd(<2 x double> %a0, <2 x double> %a1, i32 6) ; <<2 x double>> [#uses=1]
|
|
ret <2 x double> %res
|
|
}
|
|
declare <2 x double> @llvm.x86.sse41.blendpd(<2 x double>, <2 x double>, i32) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse41_blendps(<4 x float> %a0, <4 x float> %a1) {
|
|
; CHECK-LABEL: test_x86_sse41_blendps:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: blendps {{.*#+}} xmm0 = xmm1[0,1,2],xmm0[3]
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x float> @llvm.x86.sse41.blendps(<4 x float> %a0, <4 x float> %a1, i32 7) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse41.blendps(<4 x float>, <4 x float>, i32) nounwind readnone
|
|
|
|
|
|
define <2 x double> @test_x86_sse41_dppd(<2 x double> %a0, <2 x double> %a1) {
|
|
; CHECK-LABEL: test_x86_sse41_dppd:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: dppd $7, %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <2 x double> @llvm.x86.sse41.dppd(<2 x double> %a0, <2 x double> %a1, i32 7) ; <<2 x double>> [#uses=1]
|
|
ret <2 x double> %res
|
|
}
|
|
declare <2 x double> @llvm.x86.sse41.dppd(<2 x double>, <2 x double>, i32) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse41_dpps(<4 x float> %a0, <4 x float> %a1) {
|
|
; CHECK-LABEL: test_x86_sse41_dpps:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: dpps $7, %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x float> @llvm.x86.sse41.dpps(<4 x float> %a0, <4 x float> %a1, i32 7) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse41.dpps(<4 x float>, <4 x float>, i32) nounwind readnone
|
|
|
|
|
|
define <4 x float> @test_x86_sse41_insertps(<4 x float> %a0, <4 x float> %a1) {
|
|
; CHECK-LABEL: test_x86_sse41_insertps:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: insertps {{.*#+}} xmm0 = zero,xmm1[0],xmm0[2,3]
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x float> @llvm.x86.sse41.insertps(<4 x float> %a0, <4 x float> %a1, i32 17) ; <<4 x float>> [#uses=1]
|
|
ret <4 x float> %res
|
|
}
|
|
declare <4 x float> @llvm.x86.sse41.insertps(<4 x float>, <4 x float>, i32) nounwind readnone
|
|
|
|
|
|
define <2 x i64> @test_x86_sse41_movntdqa(<2 x i64>* %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_movntdqa:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; CHECK-NEXT: movntdqa (%eax), %xmm0
|
|
; CHECK-NEXT: retl
|
|
%arg0 = bitcast <2 x i64>* %a0 to i8*
|
|
%res = call <2 x i64> @llvm.x86.sse41.movntdqa(i8* %arg0)
|
|
ret <2 x i64> %res
|
|
}
|
|
declare <2 x i64> @llvm.x86.sse41.movntdqa(i8*) nounwind readnone
|
|
|
|
|
|
define <8 x i16> @test_x86_sse41_mpsadbw(<16 x i8> %a0, <16 x i8> %a1) {
|
|
; CHECK-LABEL: test_x86_sse41_mpsadbw:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: mpsadbw $7, %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <8 x i16> @llvm.x86.sse41.mpsadbw(<16 x i8> %a0, <16 x i8> %a1, i32 7) ; <<8 x i16>> [#uses=1]
|
|
ret <8 x i16> %res
|
|
}
|
|
declare <8 x i16> @llvm.x86.sse41.mpsadbw(<16 x i8>, <16 x i8>, i32) nounwind readnone
|
|
|
|
|
|
define <8 x i16> @test_x86_sse41_pblendw(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; CHECK-LABEL: test_x86_sse41_pblendw:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pblendw {{.*#+}} xmm0 = xmm1[0,1,2],xmm0[3,4,5,6,7]
|
|
; CHECK-NEXT: retl
|
|
%res = call <8 x i16> @llvm.x86.sse41.pblendw(<8 x i16> %a0, <8 x i16> %a1, i32 7) ; <<8 x i16>> [#uses=1]
|
|
ret <8 x i16> %res
|
|
}
|
|
declare <8 x i16> @llvm.x86.sse41.pblendw(<8 x i16>, <8 x i16>, i32) nounwind readnone
|
|
|
|
|
|
define <4 x i32> @test_x86_sse41_pmovsxbd(<16 x i8> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovsxbd:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovsxbd %xmm0, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x i32> @llvm.x86.sse41.pmovsxbd(<16 x i8> %a0) ; <<4 x i32>> [#uses=1]
|
|
ret <4 x i32> %res
|
|
}
|
|
declare <4 x i32> @llvm.x86.sse41.pmovsxbd(<16 x i8>) nounwind readnone
|
|
|
|
|
|
define <2 x i64> @test_x86_sse41_pmovsxbq(<16 x i8> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovsxbq:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovsxbq %xmm0, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <2 x i64> @llvm.x86.sse41.pmovsxbq(<16 x i8> %a0) ; <<2 x i64>> [#uses=1]
|
|
ret <2 x i64> %res
|
|
}
|
|
declare <2 x i64> @llvm.x86.sse41.pmovsxbq(<16 x i8>) nounwind readnone
|
|
|
|
|
|
define <8 x i16> @test_x86_sse41_pmovsxbw(<16 x i8> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovsxbw:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovsxbw %xmm0, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <8 x i16> @llvm.x86.sse41.pmovsxbw(<16 x i8> %a0) ; <<8 x i16>> [#uses=1]
|
|
ret <8 x i16> %res
|
|
}
|
|
declare <8 x i16> @llvm.x86.sse41.pmovsxbw(<16 x i8>) nounwind readnone
|
|
|
|
|
|
define <2 x i64> @test_x86_sse41_pmovsxdq(<4 x i32> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovsxdq:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovsxdq %xmm0, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <2 x i64> @llvm.x86.sse41.pmovsxdq(<4 x i32> %a0) ; <<2 x i64>> [#uses=1]
|
|
ret <2 x i64> %res
|
|
}
|
|
declare <2 x i64> @llvm.x86.sse41.pmovsxdq(<4 x i32>) nounwind readnone
|
|
|
|
|
|
define <4 x i32> @test_x86_sse41_pmovsxwd(<8 x i16> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovsxwd:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovsxwd %xmm0, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x i32> @llvm.x86.sse41.pmovsxwd(<8 x i16> %a0) ; <<4 x i32>> [#uses=1]
|
|
ret <4 x i32> %res
|
|
}
|
|
declare <4 x i32> @llvm.x86.sse41.pmovsxwd(<8 x i16>) nounwind readnone
|
|
|
|
|
|
define <2 x i64> @test_x86_sse41_pmovsxwq(<8 x i16> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovsxwq:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovsxwq %xmm0, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <2 x i64> @llvm.x86.sse41.pmovsxwq(<8 x i16> %a0) ; <<2 x i64>> [#uses=1]
|
|
ret <2 x i64> %res
|
|
}
|
|
declare <2 x i64> @llvm.x86.sse41.pmovsxwq(<8 x i16>) nounwind readnone
|
|
|
|
|
|
define <4 x i32> @test_x86_sse41_pmovzxbd(<16 x i8> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovzxbd:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovzxbd {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,xmm0[1],zero,zero,zero,xmm0[2],zero,zero,zero,xmm0[3],zero,zero,zero
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x i32> @llvm.x86.sse41.pmovzxbd(<16 x i8> %a0) ; <<4 x i32>> [#uses=1]
|
|
ret <4 x i32> %res
|
|
}
|
|
declare <4 x i32> @llvm.x86.sse41.pmovzxbd(<16 x i8>) nounwind readnone
|
|
|
|
|
|
define <2 x i64> @test_x86_sse41_pmovzxbq(<16 x i8> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovzxbq:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovzxbq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,zero,zero,zero,zero,xmm0[1],zero,zero,zero,zero,zero,zero,zero
|
|
; CHECK-NEXT: retl
|
|
%res = call <2 x i64> @llvm.x86.sse41.pmovzxbq(<16 x i8> %a0) ; <<2 x i64>> [#uses=1]
|
|
ret <2 x i64> %res
|
|
}
|
|
declare <2 x i64> @llvm.x86.sse41.pmovzxbq(<16 x i8>) nounwind readnone
|
|
|
|
|
|
define <8 x i16> @test_x86_sse41_pmovzxbw(<16 x i8> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovzxbw:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovzxbw {{.*#+}} xmm0 = xmm0[0],zero,xmm0[1],zero,xmm0[2],zero,xmm0[3],zero,xmm0[4],zero,xmm0[5],zero,xmm0[6],zero,xmm0[7],zero
|
|
; CHECK-NEXT: retl
|
|
%res = call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> %a0) ; <<8 x i16>> [#uses=1]
|
|
ret <8 x i16> %res
|
|
}
|
|
declare <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8>) nounwind readnone
|
|
|
|
|
|
define <2 x i64> @test_x86_sse41_pmovzxdq(<4 x i32> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovzxdq:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovzxdq {{.*#+}} xmm0 = xmm0[0],zero,xmm0[1],zero
|
|
; CHECK-NEXT: retl
|
|
%res = call <2 x i64> @llvm.x86.sse41.pmovzxdq(<4 x i32> %a0) ; <<2 x i64>> [#uses=1]
|
|
ret <2 x i64> %res
|
|
}
|
|
declare <2 x i64> @llvm.x86.sse41.pmovzxdq(<4 x i32>) nounwind readnone
|
|
|
|
|
|
define <4 x i32> @test_x86_sse41_pmovzxwd(<8 x i16> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovzxwd:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovzxwd {{.*#+}} xmm0 = xmm0[0],zero,xmm0[1],zero,xmm0[2],zero,xmm0[3],zero
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x i32> @llvm.x86.sse41.pmovzxwd(<8 x i16> %a0) ; <<4 x i32>> [#uses=1]
|
|
ret <4 x i32> %res
|
|
}
|
|
declare <4 x i32> @llvm.x86.sse41.pmovzxwd(<8 x i16>) nounwind readnone
|
|
|
|
|
|
define <2 x i64> @test_x86_sse41_pmovzxwq(<8 x i16> %a0) {
|
|
; CHECK-LABEL: test_x86_sse41_pmovzxwq:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmovzxwq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,xmm0[1],zero,zero,zero
|
|
; CHECK-NEXT: retl
|
|
%res = call <2 x i64> @llvm.x86.sse41.pmovzxwq(<8 x i16> %a0) ; <<2 x i64>> [#uses=1]
|
|
ret <2 x i64> %res
|
|
}
|
|
declare <2 x i64> @llvm.x86.sse41.pmovzxwq(<8 x i16>) nounwind readnone
|
|
|
|
define <16 x i8> @max_epi8(<16 x i8> %a0, <16 x i8> %a1) {
|
|
; CHECK-LABEL: max_epi8:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmaxsb %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <16 x i8> @llvm.x86.sse41.pmaxsb(<16 x i8> %a0, <16 x i8> %a1)
|
|
ret <16 x i8> %res
|
|
}
|
|
declare <16 x i8> @llvm.x86.sse41.pmaxsb(<16 x i8>, <16 x i8>) nounwind readnone
|
|
|
|
define <16 x i8> @min_epi8(<16 x i8> %a0, <16 x i8> %a1) {
|
|
; CHECK-LABEL: min_epi8:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pminsb %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <16 x i8> @llvm.x86.sse41.pminsb(<16 x i8> %a0, <16 x i8> %a1)
|
|
ret <16 x i8> %res
|
|
}
|
|
declare <16 x i8> @llvm.x86.sse41.pminsb(<16 x i8>, <16 x i8>) nounwind readnone
|
|
|
|
define <8 x i16> @max_epu16(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; CHECK-LABEL: max_epu16:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmaxuw %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <8 x i16> @llvm.x86.sse41.pmaxuw(<8 x i16> %a0, <8 x i16> %a1)
|
|
ret <8 x i16> %res
|
|
}
|
|
declare <8 x i16> @llvm.x86.sse41.pmaxuw(<8 x i16>, <8 x i16>) nounwind readnone
|
|
|
|
define <8 x i16> @min_epu16(<8 x i16> %a0, <8 x i16> %a1) {
|
|
; CHECK-LABEL: min_epu16:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pminuw %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <8 x i16> @llvm.x86.sse41.pminuw(<8 x i16> %a0, <8 x i16> %a1)
|
|
ret <8 x i16> %res
|
|
}
|
|
declare <8 x i16> @llvm.x86.sse41.pminuw(<8 x i16>, <8 x i16>) nounwind readnone
|
|
|
|
define <4 x i32> @max_epi32(<4 x i32> %a0, <4 x i32> %a1) {
|
|
; CHECK-LABEL: max_epi32:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmaxsd %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x i32> @llvm.x86.sse41.pmaxsd(<4 x i32> %a0, <4 x i32> %a1)
|
|
ret <4 x i32> %res
|
|
}
|
|
declare <4 x i32> @llvm.x86.sse41.pmaxsd(<4 x i32>, <4 x i32>) nounwind readnone
|
|
|
|
define <4 x i32> @min_epi32(<4 x i32> %a0, <4 x i32> %a1) {
|
|
; CHECK-LABEL: min_epi32:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pminsd %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x i32> @llvm.x86.sse41.pminsd(<4 x i32> %a0, <4 x i32> %a1)
|
|
ret <4 x i32> %res
|
|
}
|
|
declare <4 x i32> @llvm.x86.sse41.pminsd(<4 x i32>, <4 x i32>) nounwind readnone
|
|
|
|
define <4 x i32> @max_epu32(<4 x i32> %a0, <4 x i32> %a1) {
|
|
; CHECK-LABEL: max_epu32:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pmaxud %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x i32> @llvm.x86.sse41.pmaxud(<4 x i32> %a0, <4 x i32> %a1)
|
|
ret <4 x i32> %res
|
|
}
|
|
declare <4 x i32> @llvm.x86.sse41.pmaxud(<4 x i32>, <4 x i32>) nounwind readnone
|
|
|
|
define <4 x i32> @min_epu32(<4 x i32> %a0, <4 x i32> %a1) {
|
|
; CHECK-LABEL: min_epu32:
|
|
; CHECK: ## %bb.0:
|
|
; CHECK-NEXT: pminud %xmm1, %xmm0
|
|
; CHECK-NEXT: retl
|
|
%res = call <4 x i32> @llvm.x86.sse41.pminud(<4 x i32> %a0, <4 x i32> %a1)
|
|
ret <4 x i32> %res
|
|
}
|
|
declare <4 x i32> @llvm.x86.sse41.pminud(<4 x i32>, <4 x i32>) nounwind readnone
|
|
|