llvm-project/llvm/test/CodeGen/Hexagon/cext-opt-numops.mir

46 lines
1.0 KiB
YAML

# RUN: llc -march=hexagon -run-pass hexagon-cext-opt %s -o - | FileCheck %s
# An incorrect assertion was triggered on this code, while attempting to
# perform a valid transformation.
# CHECK: PS_jmpret
--- |
define void @fred() { ret void }
@array = global [1024 x i8] zeroinitializer, align 8
...
---
name: fred
tracksRegLiveness: true
registers:
- { id: 0, class: intregs }
- { id: 1, class: intregs }
- { id: 2, class: intregs }
- { id: 3, class: predregs }
- { id: 4, class: intregs }
- { id: 5, class: intregs }
- { id: 6, class: intregs }
- { id: 7, class: intregs }
- { id: 8, class: intregs }
- { id: 9, class: intregs }
body: |
bb.0:
liveins: %r0, %r1
%0 = COPY %r1
%1 = COPY %r0
%2 = A2_tfrsi @array
%3 = IMPLICIT_DEF
%4 = A2_tfrsi @array+424
%5 = M2_macsip %0, %1, 5
%6 = A2_addi %2, 704
%7 = A2_tfrsi 0
S4_pstorerif_rr %3, %6, %5, 2, %7
%8 = A2_tfrsi @array+144
%9 = C2_mux %3, %4, %8
S4_storeiri_io %9, 0, 0
PS_jmpret %r31, implicit-def %pc
...