| .. |
|
AArch64CallLowering.cpp
|
AArch64/GlobalISel: Narrow stack passed argument access size
|
2020-09-25 13:35:17 -04:00 |
|
AArch64CallLowering.h
|
[SVE][CodeGen] Fix bug when falling back to DAG ISel
|
2020-07-07 09:23:04 +01:00 |
|
AArch64GlobalISelUtils.h
|
[AArch64][GlobalISel] Move imm adjustment for G_ICMP to post-legalizer lowering
|
2020-10-22 15:27:36 -07:00 |
|
AArch64InstructionSelector.cpp
|
GlobalISel: Return APInt from getConstantVRegVal
|
2020-12-22 22:23:58 -05:00 |
|
AArch64LegalizerInfo.cpp
|
[AArch64][GlobalISel] Notify observer of mutated instruction for shift custom legalization.
|
2020-12-25 00:31:47 -08:00 |
|
AArch64LegalizerInfo.h
|
[AArch64][GlobalISel] Use custom legalization for G_TRUNC for v8i8 vectors.
|
2020-10-01 13:22:00 -07:00 |
|
AArch64PostLegalizerCombiner.cpp
|
GlobalISel: Return APInt from getConstantVRegVal
|
2020-12-22 22:23:58 -05:00 |
|
AArch64PostLegalizerLowering.cpp
|
GlobalISel: Return APInt from getConstantVRegVal
|
2020-12-22 22:23:58 -05:00 |
|
AArch64PostSelectOptimize.cpp
|
[AArch64][GlobalISel] Introduce a new post-isel optimization pass.
|
2020-10-23 10:18:36 -07:00 |
|
AArch64PreLegalizerCombiner.cpp
|
[AArch64][GlobalISel] Split post-legalizer combiner to allow for lowering at -O0
|
2020-10-22 14:43:25 -07:00 |
|
AArch64RegisterBankInfo.cpp
|
[AArch64][GlobalISel] Regbankselect reductions to use FPR bank for scalars.
|
2020-10-16 10:42:15 -07:00 |
|
AArch64RegisterBankInfo.h
|
[AArch64][GlobalISel] Infer whether G_PHI is going to be a FPR in regbankselect
|
2020-09-28 10:37:09 -07:00 |
|
select-saddo.mir
|
[AArch64][GlobalISel] Select G_SADDO and G_SSUBO
|
2020-12-08 09:18:28 -08:00 |
|
select-ssubo.mir
|
[AArch64][GlobalISel] Select G_SADDO and G_SSUBO
|
2020-12-08 09:18:28 -08:00 |
e0721a0992