.. |
AArch64
|
[AArch64][SVE] Re-submit patch series for ZIP1/ZIP2
|
2017-12-20 11:02:42 +00:00 |
AMDGPU
|
[AMDGPU][MC] Added support of 256- and 512-bit tuples of ttmp registers
|
2017-12-22 15:18:06 +00:00 |
ARM
|
[ARM] Armv8-R DFB instruction
|
2017-12-21 11:17:49 +00:00 |
AVR
|
[AVR] Implement some missing code paths
|
2017-12-11 11:01:27 +00:00 |
AsmParser
|
[CodeGen] Unify MBB reference format in both MIR and debug output
|
2017-12-04 17:18:51 +00:00 |
BPF
|
bpf: print backward branch target properly
|
2017-11-16 19:15:36 +00:00 |
COFF
|
[X86] Don't use NOPL when the assembler is passed an empty CPU string. Update tests to force a CPU with NOPL
|
2017-12-18 21:37:27 +00:00 |
Disassembler
|
[AMDGPU][MC] Added support of 256- and 512-bit tuples of ttmp registers
|
2017-12-22 15:18:06 +00:00 |
ELF
|
[X86] Don't use NOPL when the assembler is passed an empty CPU string. Update tests to force a CPU with NOPL
|
2017-12-18 21:37:27 +00:00 |
Hexagon
|
[Hexagon] Add support for Hexagon V65
|
2017-12-11 18:57:54 +00:00 |
Lanai
|
[lanai] Add more tests for assembly of conditional ALU ops
|
2016-07-11 17:58:16 +00:00 |
MachO
|
[X86] Don't use NOPL when the assembler is passed an empty CPU string. Update tests to force a CPU with NOPL
|
2017-12-18 21:37:27 +00:00 |
Markup
|
…
|
|
Mips
|
[mips] Fix the invalid EVA test
|
2017-12-21 15:14:07 +00:00 |
PowerPC
|
[PowerPC, AsmParser] Enable the mnemonic spell corrector
|
2017-12-16 02:42:18 +00:00 |
RISCV
|
[RISCV] Change shift amount operand of RVC shift instructions to uimmlog2xlennonzero
|
2017-12-15 10:20:51 +00:00 |
Sparc
|
[Sparc] invalid adjustments in TLS_LE/TLS_LDO relocations removed
|
2017-07-25 15:28:28 +00:00 |
SystemZ
|
[SystemZ, AsmParser] Enable the mnemonic spell corrector.
|
2017-07-18 09:17:00 +00:00 |
WebAssembly
|
[WebAssembly] Fix local references to weak aliases
|
2017-12-21 02:30:38 +00:00 |
X86
|
[X86] Add prefetchwt1 instruction and overhaul priorities and isel enabling for prefetch instructions.
|
2017-12-22 02:30:30 +00:00 |