forked from OSchip/llvm-project
205 lines
7.0 KiB
LLVM
205 lines
7.0 KiB
LLVM
; RUN: llc -mcpu=pwr9 -mtriple=powerpc64le-unknown-unknown \
|
|
; RUN: -enable-ppc-quad-precision -ppc-vsr-nums-as-vr \
|
|
; RUN: -ppc-asm-full-reg-names < %s | FileCheck %s
|
|
|
|
define void @qpFmadd(fp128* nocapture readonly %a, fp128* nocapture %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%madd = tail call fp128 @llvm.fmuladd.f128(fp128 %0, fp128 %1, fp128 %2)
|
|
store fp128 %madd, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFmadd
|
|
; CHECK-NOT: bl fmal
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsmaddqp v[[REG5]], v[[REG3]], v[[REG4]]
|
|
; CHECK-NEXT: stxv v[[REG5]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|
|
declare fp128 @llvm.fmuladd.f128(fp128, fp128, fp128)
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @qpFmadd_02(fp128* nocapture readonly %a,
|
|
fp128* nocapture readonly %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%mul = fmul contract fp128 %1, %2
|
|
%add = fadd contract fp128 %0, %mul
|
|
store fp128 %add, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFmadd_02
|
|
; CHECK-NOT: bl __multf3
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsmaddqp v[[REG3]], v[[REG4]], v[[REG5]]
|
|
; CHECK-NEXT: stxv v[[REG3]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @qpFmadd_03(fp128* nocapture readonly %a,
|
|
fp128* nocapture readonly %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%mul = fmul contract fp128 %0, %1
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%add = fadd contract fp128 %mul, %2
|
|
store fp128 %add, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFmadd_03
|
|
; CHECK-NOT: bl __multf3
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsmaddqp v[[REG5]], v[[REG3]], v[[REG4]]
|
|
; CHECK-NEXT: stxv v[[REG5]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @qpFnmadd(fp128* nocapture readonly %a,
|
|
fp128* nocapture readonly %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%mul = fmul contract fp128 %1, %2
|
|
%add = fadd contract fp128 %0, %mul
|
|
%sub = fsub fp128 0xL00000000000000008000000000000000, %add
|
|
store fp128 %sub, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFnmadd
|
|
; CHECK-NOT: bl __multf3
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsnmaddqp v[[REG3]], v[[REG4]], v[[REG5]]
|
|
; CHECK-NEXT: stxv v[[REG3]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @qpFnmadd_02(fp128* nocapture readonly %a,
|
|
fp128* nocapture readonly %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%mul = fmul contract fp128 %0, %1
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%add = fadd contract fp128 %mul, %2
|
|
%sub = fsub fp128 0xL00000000000000008000000000000000, %add
|
|
store fp128 %sub, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFnmadd_02
|
|
; CHECK-NOT: bl __multf3
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsnmaddqp v[[REG5]], v[[REG3]], v[[REG4]]
|
|
; CHECK-NEXT: stxv v[[REG5]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @qpFmsub(fp128* nocapture readonly %a,
|
|
fp128* nocapture readonly %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%mul = fmul contract fp128 %1, %2
|
|
%sub = fsub contract fp128 %0, %mul
|
|
store fp128 %sub, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFmsub
|
|
; CHECK-NOT: bl __multf3
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsnmsubqp v[[REG3]], v[[REG5]], v[[REG4]]
|
|
; CHECK-NEXT: stxv v[[REG3]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @qpFmsub_02(fp128* nocapture readonly %a,
|
|
fp128* nocapture readonly %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%mul = fmul contract fp128 %0, %1
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%sub = fsub contract fp128 %mul, %2
|
|
store fp128 %sub, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFmsub_02
|
|
; CHECK-NOT: bl __multf3
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsmsubqp v[[REG5]], v[[REG3]], v[[REG4]]
|
|
; CHECK-NEXT: stxv v[[REG5]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @qpFnmsub(fp128* nocapture readonly %a,
|
|
fp128* nocapture readonly %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%mul = fmul contract fp128 %1, %2
|
|
%sub = fsub contract fp128 %0, %mul
|
|
%sub1 = fsub fp128 0xL00000000000000008000000000000000, %sub
|
|
store fp128 %sub1, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFnmsub
|
|
; CHECK-NOT: bl __multf3
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsnegqp v[[REG4]], v[[REG4]]
|
|
; CHECK: xsnmaddqp v[[REG3]], v[[REG4]], v[[REG5]]
|
|
; CHECK-NEXT: stxv v[[REG3]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @qpFnmsub_02(fp128* nocapture readonly %a,
|
|
fp128* nocapture readonly %b,
|
|
fp128* nocapture readonly %c, fp128* nocapture %res) {
|
|
entry:
|
|
%0 = load fp128, fp128* %a, align 16
|
|
%1 = load fp128, fp128* %b, align 16
|
|
%mul = fmul contract fp128 %0, %1
|
|
%2 = load fp128, fp128* %c, align 16
|
|
%sub = fsub contract fp128 %mul, %2
|
|
%sub1 = fsub fp128 0xL00000000000000008000000000000000, %sub
|
|
store fp128 %sub1, fp128* %res, align 16
|
|
ret void
|
|
; CHECK-LABEL: qpFnmsub_02
|
|
; CHECK-NOT: bl __multf3
|
|
; CHECK-DAG: lxv v[[REG3:[0-9]+]], 0(r3)
|
|
; CHECK-DAG: lxv v[[REG4:[0-9]+]], 0(r4)
|
|
; CHECK-DAG: lxv v[[REG5:[0-9]+]], 0(r5)
|
|
; CHECK: xsnmsubqp v[[REG5]], v[[REG3]], v[[REG4]]
|
|
; CHECK-NEXT: stxv v[[REG5]], 0(r6)
|
|
; CHECK-NEXT: blr
|
|
}
|