forked from OSchip/llvm-project
6be726048e
that takes a register and condition code. Print these pieces of BLR the right way, even though it is currently set to 'always'. Next up: get the JIT encoding right, then enhance branch folding to produce predicated blr for simple examples. llvm-svn: 31449 |
||
---|---|---|
llvm |