forked from OSchip/llvm-project
22442924a8
Summary: This CL implements v128.const for each vector type. New operand types are added to ensure the vector contents can be serialized without LEB encoding. Tests are added for instruction selection, encoding, assembly and disassembly. Reviewers: aheejin, dschuff, aardappel Subscribers: sbc100, jgravelle-google, sunfish, llvm-commits Differential Revision: https://reviews.llvm.org/D50873 llvm-svn: 340336 |
||
|---|---|---|
| .. | ||
| AArch64 | ||
| AMDGPU | ||
| ARC | ||
| ARM | ||
| Hexagon | ||
| Lanai | ||
| Mips | ||
| PowerPC | ||
| Sparc | ||
| SystemZ | ||
| WebAssembly | ||
| X86 | ||
| XCore | ||