maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Manman Ren 66b54e9f32 Swift Calling Convetion: add support for AArch64. 
It will just be the same as the regular calling convention.

rdar://28029509

llvm-svn: 279853
 		2016-08-26 19:28:17 +00:00
..
AArch64 Swift Calling Convetion: add support for AArch64. 2016-08-26 19:28:17 +00:00
AMDGPU Replace subregister uses when processing tied operands 2016-08-26 06:31:32 +00:00
ARM Handle empty functions with debug info in load/store opt pass 2016-08-26 13:00:39 +00:00
BPF [BPF] Remove exit-on-error from tests (PR27768, PR27769) 2016-05-30 08:28:34 +00:00
Generic CodeGen: Remove MachineFunctionAnalysis => Enable (Machine)ModulePasses 2016-08-24 01:52:46 +00:00
Hexagon [Hexagon] vector store print tracing. 2016-08-25 13:35:48 +00:00
Inputs
…
Lanai Add a REQUIRES: assert on a Lanai test that uses a -debug-only flag 2016-07-29 19:35:22 +00:00
MIR MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it 2016-08-25 01:27:13 +00:00
MSP430 Revert r279242 - it's failing the tests 2016-08-19 14:18:34 +00:00
Mips [mips] Preparatory work for a generic scheduler 2016-08-24 13:00:47 +00:00
NVPTX [NVPTX] Switch nvptx-use-infer-addrspace to true. 2016-08-19 20:46:45 +00:00
PowerPC MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it 2016-08-25 01:27:13 +00:00
SPARC Revert "[Sparc] Leon errata fix passes." 2016-08-12 14:48:09 +00:00
SystemZ [SystemZ] Use valid base/index regs for inline asm 2016-08-18 21:44:15 +00:00
Thumb [ARM] Generate consistent frame records for Thumb2 2016-08-23 09:19:22 +00:00
Thumb2 CodeGen: If Convert blocks that would form a diamond when tail-merged. 2016-08-24 21:34:27 +00:00
WebAssembly [WebAssembly] Disable the store-results optimization. 2016-08-18 17:51:27 +00:00
WinEH Revert EH-specific checks in BranchFolding that were causing blow ups in compile time. 2016-07-27 17:55:33 +00:00
X86 [X86][SSE4A] The EXTRQ/INSERTQ bit extraction/insertion ops should be in the integer domain 2016-08-26 09:55:41 +00:00
XCore IR: Introduce Module::global_objects(). 2016-06-22 20:29:42 +00:00