| .. |
|
2007-01-31-RegInfoAssert.ll
|
…
|
|
|
2007-02-02-JoinIntervalsCrash.ll
|
…
|
|
|
2007-05-05-InvalidPushPop.ll
|
…
|
|
|
2009-06-18-ThumbCommuteMul.ll
|
…
|
|
|
2009-07-20-TwoAddrBug.ll
|
…
|
|
|
2009-07-27-PEIAssert.ll
|
…
|
|
|
2009-08-12-ConstIslandAssert.ll
|
…
|
|
|
2009-08-12-RegInfoAssert.ll
|
…
|
|
|
2009-08-20-ISelBug.ll
|
…
|
|
|
2009-12-17-pre-regalloc-taildup.ll
|
…
|
|
|
2010-06-18-SibCallCrash.ll
|
…
|
|
|
2010-07-01-FuncAlign.ll
|
…
|
|
|
2010-07-15-debugOrdering.ll
|
In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled.
|
2017-03-14 00:34:14 +00:00 |
|
2011-05-11-DAGLegalizer.ll
|
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
|
2018-01-19 17:13:12 +00:00 |
|
2011-06-16-NoGPRs.ll
|
…
|
|
|
2011-EpilogueBug.ll
|
…
|
|
|
2012-04-26-M0ISelBug.ll
|
…
|
|
|
2014-06-10-thumb1-ldst-opt-bug.ll
|
…
|
|
|
DbgValueOtherTargets.test
|
…
|
|
|
PR17309.ll
|
Add address space mangling to lifetime intrinsics
|
2017-04-10 20:18:21 +00:00 |
|
PR35481.ll
|
[ARM] Fix PR35481
|
2018-01-08 11:32:37 +00:00 |
|
PR36658.mir
|
[ARM] Fix "Constant pool entry out of range!" in Thumb1 mode
|
2018-03-23 17:53:27 +00:00 |
|
addr-modes.ll
|
[ARM, Thumb1] Prevent ARMTargetLowering::isLegalAddressingMode from accepting illegal modes
|
2017-08-24 10:00:25 +00:00 |
|
and_neg.ll
|
…
|
|
|
asmprinter-bug.ll
|
…
|
|
|
barrier.ll
|
…
|
|
|
bic_imm.ll
|
…
|
|
|
branchless-cmp.ll
|
[ARM] Materialise some boolean values to avoid a branch
|
2018-02-16 09:23:59 +00:00 |
|
callee_save.ll
|
…
|
|
|
cmp-add-fold.ll
|
…
|
|
|
cmp-fold.ll
|
…
|
|
|
constants.ll
|
[ARM] Materialise some boolean values to avoid a branch
|
2018-02-16 09:23:59 +00:00 |
|
copy_thumb.ll
|
In Thumb1, materialize a move between low registers as a `movs`, if CPSR isn't live.
|
2017-03-07 09:38:16 +00:00 |
|
cortex-m0-unaligned-access.ll
|
…
|
|
|
dyn-stackalloc.ll
|
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
|
2018-01-19 17:13:12 +00:00 |
|
fastcc.ll
|
…
|
|
|
fpconv.ll
|
…
|
|
|
fpow.ll
|
…
|
|
|
frame-access.ll
|
[ARM] Fix access to stack arguments when re-aligning SP in Armv6m
|
2018-03-02 15:47:14 +00:00 |
|
frame_thumb.ll
|
…
|
|
|
iabs.ll
|
…
|
|
|
inlineasm-imm-thumb.ll
|
…
|
|
|
inlineasm-thumb.ll
|
…
|
|
|
ispositive.ll
|
[ARM] t2_so_imm_neg had a subtle bug in the conversion, and could trigger UB by negating (int)-2147483648. By pure luck, none of the pre-existing tests triggered this; so I'm adding one.
|
2017-03-22 15:09:30 +00:00 |
|
large-stack.ll
|
[ARM] Dynamic stack alignment for 16-bit Thumb
|
2017-10-22 11:56:35 +00:00 |
|
ldm-merge-call.ll
|
…
|
|
|
ldm-merge-struct.ll
|
…
|
|
|
ldm-stm-base-materialization-thumb2.ll
|
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
|
2018-01-19 17:13:12 +00:00 |
|
ldm-stm-base-materialization.ll
|
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
|
2018-01-19 17:13:12 +00:00 |
|
ldm-stm-postinc.ll
|
…
|
|
|
ldr_ext.ll
|
…
|
|
|
ldr_frame.ll
|
…
|
|
|
lit.local.cfg
|
…
|
|
|
litpoolremat.ll
|
[ARM] Allow rematerialization of ARM Thumb literal pool loads
|
2017-07-14 08:23:56 +00:00 |
|
long-setcc.ll
|
[ARM] Materialise some boolean values to avoid a branch
|
2018-02-16 09:23:59 +00:00 |
|
long.ll
|
[ARM] Return true in enableMultipleCopyHints().
|
2018-02-16 09:51:01 +00:00 |
|
long_shift.ll
|
…
|
|
|
machine-cse-physreg.mir
|
Followup on Proposal to move MIR physical register namespace to '$' sigil.
|
2018-01-31 22:04:26 +00:00 |
|
mature-mc-support.ll
|
…
|
|
|
mul.ll
|
…
|
|
|
mvn.ll
|
[ARM] Fix issue with large xor constants.
|
2018-02-22 09:38:57 +00:00 |
|
optionaldef-scheduling.ll
|
[ARM] ScheduleDAGRRList::DelayForLiveRegsBottomUp must consider OptionalDefs
|
2017-04-23 06:58:08 +00:00 |
|
pop.ll
|
…
|
|
|
pr35836.ll
|
Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding"
|
2018-02-27 16:59:10 +00:00 |
|
pr35836_2.ll
|
[ARM] Allow the scheduler to clone a node with glue to avoid a copy CPSR ↔ GPR.
|
2018-01-31 09:23:43 +00:00 |
|
push.ll
|
…
|
|
|
remove-unneeded-push-pop.ll
|
…
|
|
|
rev.ll
|
…
|
|
|
segmented-stacks-dynamic.ll
|
…
|
|
|
segmented-stacks.ll
|
…
|
|
|
select.ll
|
Revert "[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations"
|
2018-01-31 22:55:19 +00:00 |
|
sjljehprepare-lower-vector.ll
|
…
|
|
|
stack-access.ll
|
Elide stores which are overwritten without being observed.
|
2017-05-16 19:43:56 +00:00 |
|
stack-coloring-without-frame-ptr.ll
|
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
|
2018-01-19 17:13:12 +00:00 |
|
stack-frame.ll
|
…
|
|
|
stack_guard_remat.ll
|
Add address space mangling to lifetime intrinsics
|
2017-04-10 20:18:21 +00:00 |
|
stm-deprecated.ll
|
[ARM] Don't generate deprecated T1 STM.
|
2017-02-28 23:32:55 +00:00 |
|
stm-merge.ll
|
…
|
|
|
stm-scavenging.ll
|
[LivePhysRegs] Fix handling of return instructions.
|
2018-02-06 23:00:17 +00:00 |
|
tbb-reuse.mir
|
Followup on Proposal to move MIR physical register namespace to '$' sigil.
|
2018-01-31 22:04:26 +00:00 |
|
thumb-imm.ll
|
…
|
|
|
thumb-ldm.ll
|
…
|
|
|
thumb-shrink-wrapping.ll
|
Revert "ARM: Do not spill CSR to stack on entry to noreturn functions"
|
2018-04-07 05:36:44 +00:00 |
|
trap.ll
|
…
|
|
|
triple.ll
|
…
|
|
|
tst_teq.ll
|
…
|
|
|
unord.ll
|
…
|
|
|
vargs.ll
|
…
|
|
