maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/AArch64/GlobalISel
History
Matt Arsenault 9087ef0765 GlobalISel: Allow CSE of G_IMPLICIT_DEF 
The legalizer produces a lot of these, and they make reading legalized
MIR annoying. For some reason, this does seem to sometimes introduce
copies of implicit def, which is dumb.
 		2020-02-05 17:47:21 -05:00
..
arm64-callingconv-ios.ll GlobalISel: Fix creating MMOs with align 0 2019-01-31 01:38:47 +00:00
arm64-callingconv.ll [GlobalISel][CallLowering] Add support for splitting types according to calling conventions. 2019-09-03 21:42:28 +00:00
arm64-fallback.ll GlobalISel: Allow CSE of G_IMPLICIT_DEF 2020-02-05 17:47:21 -05:00
arm64-irtranslator-fmuladd.ll
…
arm64-irtranslator-gep.ll [GlobalISel][IRTranslator] Follow convention and put constant offset of getelementptr arithmetic on RHS. 2020-01-29 11:37:19 -08:00
arm64-irtranslator-stackprotect.ll [GlobalISel] Set stack protector index when translating Intrinsic::stackprotector 2018-12-10 15:15:05 +00:00
arm64-irtranslator-switch.ll [GlobalISel][IRTranslator] Follow convention and put constant offset of getelementptr arithmetic on RHS. 2020-01-29 11:37:19 -08:00
arm64-irtranslator.ll GlobalISel: Define G_READCYCLECOUNTER 2020-01-04 13:10:19 -05:00
arm64-regbankselect.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
call-lowering-i128-on-stack.ll [AArch64][GlobalISel] Fall back on attempts to allocate split types on the stack. 2019-09-11 23:53:23 +00:00
call-lowering-i256-crash.ll [GlobalISel] Fix a crash when handling an invalid MVT during call lowering. 2019-04-12 22:05:46 +00:00
call-translator-cse.ll [GlobalISel] Tidy up unnecessary calls to createGenericVirtualRegister 2020-01-31 17:07:16 +00:00
call-translator-ios.ll [GlobalISel] Tidy up unnecessary calls to createGenericVirtualRegister 2020-01-31 17:07:16 +00:00
call-translator-musttail.ll Revert "[Support] make report_fatal_error `abort` instead of `exit`" 2020-01-15 17:52:25 -08:00
call-translator-tail-call-weak.ll [AArch64] [Windows] Use COFF stubs for calls to extern_weak functions 2019-12-23 12:13:49 +02:00
call-translator-tail-call.ll [AArch64] [Windows] Use COFF stubs for calls to extern_weak functions 2019-12-23 12:13:49 +02:00
call-translator-variadic-musttail.ll [AArch64][GlobalISel] Support lowering variadic musttail calls 2019-09-30 16:49:13 +00:00
call-translator.ll [GlobalISel] Tidy up unnecessary calls to createGenericVirtualRegister 2020-01-31 17:07:16 +00:00
combine-anyext-crash.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
combine-copy.mir [GlobalISel] CombinerHelper: Fix a bug in matchCombineCopy 2019-12-02 12:05:09 -08:00
combine-fconstant.mir [AArch64][GlobalISel] Change G_FCONSTANTs feeding into stores into G_CONSTANTS 2020-01-16 15:18:44 -08:00
combine-mul-to-shl.mir [GlobalISel] Add new combine to convert scalar G_MUL to G_SHL. 2020-01-29 13:39:00 -08:00
combiner-load-store-indexing.ll [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
const-0.ll AArch64: bail instead of asserting on unexpected type in G_CONSTANT 0. 2019-08-06 13:34:08 +00:00
constant-dbg-loc.ll GlobalISel: Preserve load/store metadata in IRTranslator 2020-01-16 13:49:43 -05:00
contract-store.mir [GlobalISel][AArch64] Fix contract cross-bank copies with SIMD instructions 2020-02-05 10:38:35 -08:00
debug-cpp.ll [DebugInfo] Remove some users of DBG_VALUEs IsIndirect field 2019-10-15 10:46:24 +00:00
debug-insts.ll [DebugInfo] Remove some users of DBG_VALUEs IsIndirect field 2019-10-15 10:46:24 +00:00
dynamic-alloca-lifetime.ll [GlobalISel] Add ISel support for @llvm.lifetime.start and @llvm.lifetime.end 2019-01-28 19:22:29 +00:00
dynamic-alloca.ll [GlobalISel] Replace hard coded dynamic alloca handling with G_DYN_STACKALLOC. 2019-08-27 19:54:27 +00:00
fallback-nofastisel.ll
…
fold-fp-select.mir [AArch64][GlobalISel] Don't bail out of the select(cmp(a, b)) -> csel optimization with multiple users. 2020-01-28 10:09:03 -08:00
fold-select.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
fp16-copy-gpr.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
fp128-legalize-crash-pr35690.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
gisel-abort.ll
…
gisel-commandline-option-fastisel.ll Rename ExpandISelPseudo->FinalizeISel, delay register reservation 2019-06-19 00:25:39 +00:00
gisel-commandline-option.ll GlobalISel: add combiner to form indexed loads. 2019-09-09 10:04:23 +00:00
gisel-fail-intermediate-legalizer.ll GlobalISel: Implement widenScalar for G_SITOFP/G_UITOFP sources 2019-10-01 01:06:48 +00:00
inline-asm.ll
…
inline-memcpy.mir Migrate function attribute "no-frame-pointer-elim" to "frame-pointer"="all" as cleanups after D56351 2019-12-24 15:57:33 -08:00
inline-memmove.mir Migrate function attribute "no-frame-pointer-elim" to "frame-pointer"="all" as cleanups after D56351 2019-12-24 15:57:33 -08:00
inline-memset.mir Migrate function attribute "no-frame-pointer-elim" to "frame-pointer"="all" as cleanups after D56351 2019-12-24 15:57:33 -08:00
inline-small-memcpy.mir [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
integration-shuffle-vector.ll [GISel][ArtifactCombiner] Relax the constraint to combine unmerge with concat_vectors 2019-11-06 11:27:50 -08:00
irtranslator-atomic-metadata.ll GlobalISel: Apply target MMO flags to atomics 2020-01-16 13:49:43 -05:00
irtranslator-bitcast.ll
…
irtranslator-block-order.ll
…
irtranslator-dilocation.ll [globalisel][irtranslator] Fix test from r345743 on non-asserts builds. 2018-10-31 17:58:47 +00:00
irtranslator-duplicate-types-param.ll
…
irtranslator-exceptions.ll [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
irtranslator-extends.ll [globalisel] Add G_SEXT_INREG 2019-08-09 21:11:20 +00:00
irtranslator-fp-min-max-intrinsics.ll GlobalISel: Define the full family of FP min/max instructions 2019-07-10 16:31:15 +00:00
irtranslator-load-metadata.ll GlobalISel: Preserve load/store metadata in IRTranslator 2020-01-16 13:49:43 -05:00
irtranslator-max-address-space.ll GlobalISel: Fix address space limit in LLT 2019-01-26 01:42:13 +00:00
irtranslator-memfunc-undef.ll [GlobalISel] Translate memset/memmove/memcpy from undef ptrs into nops 2019-06-10 21:53:56 +00:00
irtranslator-split-vector-arg.ll [GISel][CallLowering] Enable vector support in argument lowering 2019-10-11 20:22:57 +00:00
irtranslator-stackprotect-check.ll GlobalISel: Preserve load/store metadata in IRTranslator 2020-01-16 13:49:43 -05:00
irtranslator-store-metadata.ll GlobalISel: Preserve load/store metadata in IRTranslator 2020-01-16 13:49:43 -05:00
irtranslator-tbaa.ll [globalisel][irtanslator] The IRTranslator should preserve TBAA information 2019-11-14 12:11:27 -08:00
irtranslator-volatile-load-pr36018.ll [AArch64][GlobalISel] Re-enable selection of volatile loads. 2018-12-05 00:03:09 +00:00
irtranslator-weird-alloca-size.ll [IRTranslator] Use the alloc size instead of the store size when translating allocas 2019-05-03 01:23:56 +00:00
legalize-add.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-and.mir [AArch64][GlobalISel] Simplify and autogenerate the legalizer tests 2018-11-06 18:59:18 +00:00
legalize-atomicrmw.mir [AArch64][GlobalISel] Make s8 and s16 G_CONSTANTs legal. 2019-06-21 16:43:50 +00:00
legalize-blockaddress.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-bswap.mir [AArch64][GlobalISel] Tweak legalization rule for G_BSWAP to handle widening s16. 2019-09-25 04:52:42 +00:00
legalize-build-vector.mir [AArch64][GlobalISel] Make <2 x p0> = G_BUILD_VECTOR legal. 2019-04-10 23:06:14 +00:00
legalize-ceil.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-cmp.mir GlobalISel: Allow CSE of G_IMPLICIT_DEF 2020-02-05 17:47:21 -05:00
legalize-cmpxchg-with-success.mir
…
legalize-cmpxchg.mir [AArch64][GlobalISel] Make s8 and s16 G_CONSTANTs legal. 2019-06-21 16:43:50 +00:00
legalize-combines.mir GlobalISel: Combine g_extract with g_merge_values 2019-02-04 23:41:59 +00:00
legalize-concat-vectors.mir [AArch64][GlobalISel] Add some support for G_CONCAT_VECTORS. 2019-03-14 22:48:15 +00:00
legalize-constant.mir [AArch64][GlobalISel] Make s8 and s16 G_CONSTANTs legal. 2019-06-21 16:43:50 +00:00
legalize-cos.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-div.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-dyn-alloca.mir [update_mir_test_checks] Handle MI flags properly 2019-10-14 22:01:58 +00:00
legalize-exceptions.ll
…
legalize-exp.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-ext-cse.mir [GISel]: Change how CSE is enabled by default for each pass 2019-01-24 23:11:25 +00:00
legalize-ext-csedebug-output.mir [GlobalISel] Regex the opcodes in unit test to fix non-deterministic ordering 2019-02-10 19:53:43 +00:00
legalize-ext.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-extload.mir [AArch64][GlobalISel] Make extloads to i64 legal. 2019-06-04 21:51:34 +00:00
legalize-extract-vector-elt.mir [GlobalISel] Restrict G_MERGE_VALUES capability and replace with new opcodes. 2018-12-10 18:44:58 +00:00
legalize-extracts.mir [AArch64][GlobalISel] Add support for s128 loads, stores, extracts, truncs. 2019-07-23 22:05:13 +00:00
legalize-fcmp.mir [AArch64][GlobalISel] Simplify and autogenerate the legalizer tests 2018-11-06 18:59:18 +00:00
legalize-fexp2.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-fma.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-fp-arith.mir [AArch64][GlobalISel] Add some missing vector support for FP arithmetic ops. 2019-01-28 02:28:22 +00:00
legalize-fptoi.mir [AArch64][GlobalISel] Add some vector support for fp <-> int conversions. 2019-01-28 02:27:59 +00:00
legalize-frint.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-ignore-non-generic.mir
…
legalize-inserts.mir [AArch64][GlobalISel] Add support for s128 loads, stores, extracts, truncs. 2019-07-23 22:05:13 +00:00
legalize-intrinsic-round.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-intrinsic-trunc.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-inttoptr-xfail-1.mir Revert "[Support] make report_fatal_error `abort` instead of `exit`" 2020-01-15 17:52:25 -08:00
legalize-inttoptr-xfail-2.mir Revert "[Support] make report_fatal_error `abort` instead of `exit`" 2020-01-15 17:52:25 -08:00
legalize-itofp.mir [globalisel] Add G_SEXT_INREG 2019-08-09 21:11:20 +00:00
legalize-load-store-fewerElts.mir [AArch64][GlobalISel] Flesh out vector load/store support for more types. 2019-04-11 20:40:01 +00:00
legalize-load-store-vector-of-ptr.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-load-store.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-load-trunc.mir [GlobalISel] Fix compiler crash lowering G_LOAD in AArch64. 2019-12-04 17:04:54 -08:00
legalize-log.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-log2.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-log10.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-memcpy-et-al.mir Add an operand to memory intrinsics to denote the "tail" marker. 2019-09-28 05:33:21 +00:00
legalize-merge-values.mir [Legalizer] Making artifact combining order-independent 2019-12-13 15:45:18 -08:00
legalize-mul.mir [AArch64][GlobalISel] Simplify and autogenerate the legalizer tests 2018-11-06 18:59:18 +00:00
legalize-nearbyint.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-non-pow2-load-store.mir [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
legalize-or.mir
…
legalize-phi-insertpt-decrement.mir [AArch64] Fix MIR test instruction to not have invalid operand. 2019-11-19 13:40:11 -08:00
legalize-phi.mir GlobalISel: Allow CSE of G_IMPLICIT_DEF 2020-02-05 17:47:21 -05:00
legalize-pow.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-property.mir
…
legalize-ptr-add.mir [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
legalize-rem.mir [globalisel] Add G_SEXT_INREG 2019-08-09 21:11:20 +00:00
legalize-s128-div.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-select.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-sext-128.ll [GlobalISel][NFC] Regression test cases for aarch64 legalizer (s128 sext+icmp). 2019-09-01 00:45:28 +00:00
legalize-sext-128.mir [GlobalISel][NFC] Regression test cases for aarch64 legalizer (s128 sext+icmp). 2019-09-01 00:45:28 +00:00
legalize-sext-copy.mir Reland r346166: [GlobalISel] Refactor the artifact combiner a bit by using MIPatternMatch 2018-11-06 18:31:25 +00:00
legalize-sext-zext-128.mir GlobalISel: Don't ignore requested ext narrowing type 2020-01-16 14:29:37 -05:00
legalize-sext.mir [globalisel] Add G_SEXT_INREG 2019-08-09 21:11:20 +00:00
legalize-sextload.mir [AArch64][GlobalISel] Simplify and autogenerate the legalizer tests 2018-11-06 18:59:18 +00:00
legalize-shift.mir [GlobalISel] Fix narrowScalar for shifts to match algorithm from SDAG 2019-08-27 14:22:32 +00:00
legalize-shuffle-vector.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-simple.mir [GISel]: Change how CSE is enabled by default for each pass 2019-01-24 23:11:25 +00:00
legalize-sin.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-sqrt.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-sub.mir [AArch64][GlobalISel] Simplify and autogenerate the legalizer tests 2018-11-06 18:59:18 +00:00
legalize-undef.mir GlobalISel: Allow CSE of G_IMPLICIT_DEF 2020-02-05 17:47:21 -05:00
legalize-unmerge-values.mir GlobalISel: Reimplement widenScalar for G_UNMERGE_VALUES results 2020-01-27 06:18:26 -08:00
legalize-vaarg.mir [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
legalize-vector-icmp.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
legalize-vector-shift.mir [AArch64][GlobalISel] Make <4 x s32> G_ASHR and G_LSHR legal. 2019-09-21 09:21:10 +00:00
legalize-xor.mir [AArch64][GlobalISel] Simplify and autogenerate the legalizer tests 2018-11-06 18:59:18 +00:00
legalize-zextload.mir [AArch64][GlobalISel] Simplify and autogenerate the legalizer tests 2018-11-06 18:59:18 +00:00
legalizer-combiner-zext-trunc-crash.mir [Legalizer] Making artifact combining order-independent 2019-12-13 15:45:18 -08:00
legalizer-combiner.mir [GISel][ArtifactCombiner] Relax the constraint to combine unmerge with concat_vectors 2019-11-06 11:27:50 -08:00
legalizer-info-validation.mir Relax opcode checks in test for G_READCYCLECOUNTER to check for only a number instead of a specific number. 2020-01-09 17:16:52 -08:00
lit.local.cfg
…
load-addressing-modes.mir [AArch64][GlobalISel] Don't reconvert to p0 in convertPtrAddToAdd(). 2020-02-03 11:50:22 -08:00
load-wro-addressing-modes.mir [GlobalISel][AArch64] Import + select LDR*roW and STR*roW patterns 2020-01-09 12:15:56 -08:00
localizer-arm64-tti.ll GlobalISel: Preserve load/store metadata in IRTranslator 2020-01-16 13:49:43 -05:00
localizer-in-O0-pipeline.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
localizer.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
machine-cse-mid-pipeline.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
memcpy_chk_no_tail.ll Add an operand to memory intrinsics to denote the "tail" marker. 2019-09-28 05:33:21 +00:00
no-neon-no-fp.ll Revert "[Support] make report_fatal_error `abort` instead of `exit`" 2020-01-15 17:52:25 -08:00
no-regclass.mir
…
non-pow-2-extload-combine.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
observer-change-crash.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
opt-and-tbnz-tbz.mir [AArch64][GlobalISel] Fix TBNZ/TBZ opcode selection 2020-01-29 13:11:18 -08:00
opt-fold-and-tbz-tbnz.mir [AArch64][GlobalISel] Walk through G_AND in TB(N)Z bit calculation 2020-02-03 11:53:47 -08:00
opt-fold-compare.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
opt-fold-ext-tbz-tbnz.mir [AArch64][GlobalISel] Fix one use check in getTestBitReg 2020-02-05 09:54:52 -08:00
opt-fold-shift-tbz-tbnz.mir [AArch64][GlobalISel] Fold G_ASHR into TB(N)Z bit calculation 2020-02-05 10:04:48 -08:00
opt-fold-trunc-tbz-tbnz.mir [AArch64][GlobalISel] Walk through G_TRUNC in getTestBitReg 2020-01-31 11:09:55 -08:00
opt-fold-xor-tbz-tbnz.mir [AArch64][GlobalISel] Fold G_XOR into TB(N)Z bit calculation 2020-02-03 15:22:24 -08:00
opt-shuffle-splat.mir [AArch64][GlobalISel] Implement selection of <2 x float> vector splat. 2020-01-09 14:05:35 -08:00
prelegalizercombiner-br.mir [update_mir_test_checks] Handle MI flags properly 2019-10-14 22:01:58 +00:00
prelegalizercombiner-concat-vectors.mir [GISel][CombinerHelper] Add concat_vectors(build_vector, build_vector) => build_vector 2019-10-17 00:34:32 +00:00
prelegalizercombiner-copy-prop-disabled.mir [gicombiner] Add the run-time rule disable option 2019-10-17 00:37:04 +00:00
prelegalizercombiner-extending-loads-cornercases.mir [globalisel] Correct string emitted by GISelChangeObserver::erasingInstr() 2019-02-11 20:45:19 +00:00
prelegalizercombiner-extending-loads-s1.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
prelegalizercombiner-extending-loads.mir [globalisel] Fix iterator invalidation in the extload combines 2019-06-17 20:56:31 +00:00
prelegalizercombiner-ptradd-chain.mir [AArch64][GlobalISel] Fold a chain of two G_PTR_ADDs of constant offsets. 2020-01-07 14:12:42 -08:00
prelegalizercombiner-shuffle-vector.mir [GlobalISel] Change representation of shuffle masks in MachineOperand. 2020-01-13 16:55:41 -08:00
reg-bank-128bit.mir
…
regbank-ceil.ll [GlobalISel][AArch64] Add G_FCEIL to isPreISelGenericFloatingPointOpcode 2018-12-20 21:14:15 +00:00
regbank-extract-vector-elt.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbank-extract.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbank-fma.mir [update_mir_test_checks] Handle MI flags properly 2019-10-14 22:01:58 +00:00
regbank-fp-use-def.mir [GlobalISel][AArch64] Save a copy on G_SELECT by fixing condition to GPR 2019-07-23 21:39:50 +00:00
regbank-insert-vector-elt.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbank-intrinsic-round.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbank-intrinsic-trunc.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbank-nearbyint.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbank-select.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbank-shift-imm-64.mir [AArch64][GlobalISel] Overhaul legalization & isel or shifts to select immediate forms. 2019-07-03 01:49:06 +00:00
regbank-trunc-s128.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbankselect-build-vector.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
regbankselect-dbg-value.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
regbankselect-default.mir GlobalISel: Enforce operand types for constants 2019-02-04 23:29:31 +00:00
regbankselect-reg_sequence.mir GlobalISel: Fix RegBankSelect for REG_SEQUENCE 2019-03-21 20:45:36 +00:00
regbankselect-unmerge-vec.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
ret-1x-vec.ll [GlobalISel] Handle <1 x T> vector return types properly. 2019-05-06 19:41:01 +00:00
ret-vec-promote.ll [GlobalISel][AArch64] Allow CallLowering to handle types which are normally 2019-04-09 21:22:33 +00:00
retry-artifact-combine.mir [Legalizer] Making artifact combining order-independent 2019-12-13 15:45:18 -08:00
select-arith-extended-reg.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-arith-shifted-reg.mir [AArch64][GlobalISel] Select patterns which use shifted register operands 2019-08-20 22:18:06 +00:00
select-atomic-load-store.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-atomicrmw.mir [GlobalISel] Import patterns containing SUBREG_TO_REG 2019-08-28 20:12:31 +00:00
select-binop.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-bitcast-bigendian.mir
…
select-bitcast.mir
…
select-blockaddress.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-br.mir
…
select-bswap.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-build-vector.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-cbz.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-ceil.mir [GlobalISel][AArch64] Add isel support for FP16 vector @llvm.ceil 2019-01-24 22:00:41 +00:00
select-cmp.mir [GlobalISel] Import patterns containing SUBREG_TO_REG 2019-08-28 20:12:31 +00:00
select-cmpxchg.mir [GlobalISel] Import patterns containing SUBREG_TO_REG 2019-08-28 20:12:31 +00:00
select-concat-vectors.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-constant.mir [AArch64][GlobalISel] Don't import i64imm_32bit pattern at -O0 2019-09-03 17:21:12 +00:00
select-ctlz.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-dbg-value.mir MachineOperand/MIParser: Do not print debug-use flag, infer it 2018-10-30 23:28:27 +00:00
select-extload.mir
…
select-extract-vector-elt.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-extract.mir [AArch64][GlobalISel] Add support for s128 loads, stores, extracts, truncs. 2019-07-23 22:05:13 +00:00
select-fabs.mir [GlobalISel][AArch64] Select G_FABS 2019-01-30 22:54:21 +00:00
select-fcmp.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-floor.mir [GlobalISel][AArch64] Select G_FFLOOR 2019-02-11 17:22:58 +00:00
select-fma.mir
…
select-fp-casts.mir [AArch64][GlobalISel] Add isel support for a couple vector exts/truncs 2019-02-11 18:56:39 +00:00
select-frameaddr.ll Revert "Revert rG6078f2fedcac5797ac39ee5ef3fd7a35ef1202d5 - "[AArch64][GlobalISel]: Support @llvm.{return,frame}address selection."" 2020-01-15 10:13:11 -08:00
select-frint-nofp16.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-frint.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-gv-cmodel-large.mir Describe stack-id as an enum 2019-06-17 09:13:29 +00:00
select-gv-cmodel-tiny.mir Describe stack-id as an enum 2019-06-17 09:13:29 +00:00
select-imm.mir [GlobalISel] Import patterns containing SUBREG_TO_REG 2019-08-28 20:12:31 +00:00
select-implicit-def.mir
…
select-insert-extract.mir
…
select-insert-vector-elt.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-int-ext.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-int-ptr-casts.mir
…
select-intrinsic-aarch64-hint.mir
…
select-intrinsic-aarch64-sdiv.mir
…
select-intrinsic-crypto-aesmc.mir
…
select-intrinsic-round.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-intrinsic-trunc.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-jump-table-brjt.mir [update_mir_test_checks] Handle MI flags properly 2019-10-14 22:01:58 +00:00
select-ldaxr-intrin.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-ldxr-intrin.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-load-store-vector-of-ptr.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-load.mir [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
select-logical-imm.mir [AArch64][GlobalISel] Select logical_imm32 and logical_imm64 patterns 2019-08-20 22:31:25 +00:00
select-logical-shifted-reg.mir [AArch64][GlobalISel] Select patterns which use shifted register operands 2019-08-20 22:18:06 +00:00
select-mul.mir
…
select-muladd.mir
…
select-nearbyint.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-neon-vcvtfxu2fp.mir
…
select-phi.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-pr32733.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-property.mir
…
select-redundant-zext-of-load.mir [AArch64][GlobalISel] Eliminate redundant G_ZEXT when the source is implicitly zext-loaded. 2019-08-02 21:15:36 +00:00
select-returnaddr.ll [AArch64][GlobalISel] Fix llvm.returnaddress(0) selection when LR is clobbered. 2020-01-21 22:53:32 -08:00
select-scalar-merge.mir Fix build errors introduced by r349712 on aarch64 bots. 2018-12-20 03:27:42 +00:00
select-scalar-shift-imm.mir [GlobalISel] Import patterns containing SUBREG_TO_REG 2019-08-28 20:12:31 +00:00
select-select.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-sextload.mir
…
select-shuffle-vector.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-shufflevec-undef-mask-elt.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-sqrt.mir [GlobalISel][AArch64] Add instruction selection support for @llvm.sqrt 2019-01-30 21:03:52 +00:00
select-stlxr-intrin.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-store.mir [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
select-stx.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-trap.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-trunc.mir [AArch64][GlobalISel] Add support for s128 loads, stores, extracts, truncs. 2019-07-23 22:05:13 +00:00
select-uaddo.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-unmerge.mir [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
select-vector-icmp.mir [AArch64][GlobalISel] Add support for selection of vector G_SHL with immediates. 2019-12-06 16:24:57 -08:00
select-vector-shift.mir [AArch64][GlobalISel] Add support for selection of vector G_SHL with immediates. 2019-12-06 16:24:57 -08:00
select-with-no-legality-check.mir [AArch64] Fix over-eager fusing of NEON SIMD MUL/ADD 2019-12-03 15:48:37 +00:00
select-xor.mir
…
select-zextload.mir [AArch64][GlobalISel] Eliminate redundant G_ZEXT when the source is implicitly zext-loaded. 2019-08-02 21:15:36 +00:00
select.mir [AArch64][GlobalISel] Don't reconvert to p0 in convertPtrAddToAdd(). 2020-02-03 11:50:22 -08:00
store-addressing-modes.mir [globalisel] Rename G_GEP to G_PTR_ADD 2019-11-05 10:31:17 -08:00
store-wro-addressing-modes.mir [GlobalISel][AArch64] Import + select LDR*roW and STR*roW patterns 2020-01-09 12:15:56 -08:00
swifterror.ll [GlobalISel][AArch64] Check caller for swifterror params in tailcall eligibility 2019-09-11 23:44:16 +00:00
swiftself.ll GlobalISel: support swiftself attribute 2019-08-02 14:09:49 +00:00
tail-call-no-save-fp-lr.ll llc: Don't overwrite frame-pointer attribute 2020-01-15 20:56:46 -05:00
translate-constant-dag.ll
…
translate-gep.ll [GlobalISel][IRTranslator] When translating vector geps, splat the base pointer if required. 2020-01-30 16:27:27 -08:00
unknown-intrinsic.ll
…
varargs-ios-translator.ll GlobalISel: Fix creating MMOs with align 0 2019-01-31 01:38:47 +00:00
vastart.ll GlobalISel: Fix creating MMOs with align 0 2019-01-31 01:38:47 +00:00
vec-s16-param.ll [GlobalISel][AArch64] Allow CallLowering to handle types which are normally 2019-04-09 21:22:33 +00:00