forked from OSchip/llvm-project
483d7e9349
This enables TableGen to generate an additional two operand matcher for our shift_rotate_imm and shift_rotate_reg class of instructions. The tests were also updated so that they include now encoding information for all affected instructions. llvm-svn: 206398 |
||
---|---|---|
.. | ||
valid-xfail.s | ||
valid.s |