maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/AArch64/GlobalISel
History
Francis Visoiu Mistrih a8a83d150f [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 
Work towards the unification of MIR and debug output by refactoring the
interfaces.

For MachineOperand::print, keep a simple version that can be easily called
from `dump()`, and a more complex one which will be called from both the
MIRPrinter and MachineInstr::print.

Add extra checks inside MachineOperand for detached operands (operands
with getParent() == nullptr).

https://reviews.llvm.org/D40836

* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/kill: ([^ ]+) ([^ ]+)<def> ([^ ]+)/kill: \1 def \2 \3/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/kill: ([^ ]+) ([^ ]+) ([^ ]+)<def>/kill: \1 \2 def \3/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/kill: def ([^ ]+) ([^ ]+) ([^ ]+)<def>/kill: def \1 \2 def \3/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/<def>//g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<kill>/killed \1/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<imp-use,kill>/implicit killed \1/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<dead>/dead \1/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<def[ ]*,[ ]*dead>/dead \1/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<imp-def[ ]*,[ ]*dead>/implicit-def dead \1/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<imp-def>/implicit-def \1/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<imp-use>/implicit \1/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<internal>/internal \1/g'
* find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" -o -name "*.s" \) -type f -print0 | xargs -0 sed -i '' -E 's/([^ ]+)<undef>/undef \1/g'

llvm-svn: 320022
 		2017-12-07 10:40:31 +00:00
..
arm64-callingconv-ios.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
arm64-callingconv.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
arm64-fallback.ll [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 2017-12-07 10:40:31 +00:00
arm64-irtranslator-stackprotect.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
arm64-irtranslator.ll Revert r319691: [globalisel][tablegen] Split atomic load/store into separate opcode and enable for AArch64. 2017-12-05 05:52:07 +00:00
arm64-regbankselect.mir [AArch64] Map G_LOAD on FPR when the definition goes to a copy to FPR 2017-11-18 04:28:59 +00:00
call-translator-ios.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
call-translator.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
combine-anyext-crash.mir [GlobalISel] Fix legalizer trying to process a deleted instruction. 2017-10-06 19:24:15 +00:00
debug-insts.ll [CodeGen] Always use `printReg` to print registers in both MIR and debug 2017-11-30 16:12:24 +00:00
dynamic-alloca.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
gisel-abort.ll Add -mtriple=aarch64-unknown to llvm/test/CodeGen/AArch64/GlobalISel/gisel-abort.ll. 2017-01-29 11:10:34 +00:00
gisel-commandline-option.ll [AArch64][GlobalISel] Add the Localizer pass for the O0 pipeline 2017-05-27 01:34:07 +00:00
gisel-fail-intermediate-legalizer.ll [GlobalISel]: Fix bug where we can report GISelFailure on erased instructions 2017-04-07 21:49:30 +00:00
inline-asm.ll GlobalISel: support trivial inlineasm calls. 2017-03-09 23:36:26 +00:00
irtranslator-bitcast.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
irtranslator-exceptions.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
legalize-add.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-and.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-atomicrmw.mir [aarch64][globalisel] Add missing tests from r319216 2017-11-28 20:27:59 +00:00
legalize-cmp.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-cmpxchg-with-success.mir [aarch64][globalisel] Legalize G_ATOMIC_CMPXCHG_WITH_SUCCESS and G_ATOMICRMW_* 2017-11-30 20:11:42 +00:00
legalize-cmpxchg.mir [aarch64][globalisel] Add missing tests from r319216 2017-11-28 20:27:59 +00:00
legalize-combines.mir GlobalISel: Enable the legalization of G_MERGE_VALUES and G_UNMERGE_VALUES 2017-12-01 08:19:10 +00:00
legalize-constant.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-div.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-exceptions.ll [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
legalize-ext.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-extracts.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-fcmp.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-fneg.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
legalize-fptoi.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-gep.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
legalize-ignore-non-generic.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
legalize-inserts.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-itofp.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-load-store.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-merge-values.mir GlobalISel: Enable the legalization of G_MERGE_VALUES and G_UNMERGE_VALUES 2017-12-01 08:19:10 +00:00
legalize-mul.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-nonpowerof2eltsvec.mir GlobalISel: Enable the legalization of G_MERGE_VALUES and G_UNMERGE_VALUES 2017-12-01 08:19:10 +00:00
legalize-or.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-phi.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-pow.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-property.mir GlobalISel: rename legalizer components to match others. 2016-10-14 22:18:18 +00:00
legalize-rem.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-shift.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-simple.mir [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
legalize-sub.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-undef.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-unmerge-values.mir GlobalISel: Enable the legalization of G_MERGE_VALUES and G_UNMERGE_VALUES 2017-12-01 08:19:10 +00:00
legalize-vaarg.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
legalize-xor.mir [GISel]: Rework legalization algorithm for better elimination of 2017-11-14 22:42:19 +00:00
lit.local.cfg [AArch64][GlobalISel] Replace test REQUIRES with lit.local.cfg. NFC. 2016-08-02 19:04:29 +00:00
localizer-in-O0-pipeline.mir [CodeGen] Unify MBB reference format in both MIR and debug output 2017-12-04 17:18:51 +00:00
localizer.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
no-regclass.mir GlobalISel: Enable the legalization of G_MERGE_VALUES and G_UNMERGE_VALUES 2017-12-01 08:19:10 +00:00
reg-bank-128bit.mir [GISel][AArch64]: Fix illegal Generic copies in tests 2017-10-23 22:53:04 +00:00
regbankselect-dbg-value.mir [CodeGen] Always use `printReg` to print registers in both MIR and debug 2017-11-30 16:12:24 +00:00
regbankselect-default.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
regbankselect-reg_sequence.mir [RegBankSelect] Support REG_SEQUENCE for generic mapping 2017-04-01 01:26:14 +00:00
select-atomicrmw.mir [globalisel][tablegen] Add support for importing G_ATOMIC_CMPXCHG, G_ATOMICRMW_* rules from SelectionDAG. 2017-11-28 22:07:05 +00:00
select-binop.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-bitcast-bigendian.mir [globalisel][tablegen] Add support for multi-insn emission 2017-11-01 19:57:57 +00:00
select-bitcast.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-br.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-bswap.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-cbz.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-cmpxchg.mir [globalisel][tablegen] Add support for importing G_ATOMIC_CMPXCHG, G_ATOMICRMW_* rules from SelectionDAG. 2017-11-28 22:07:05 +00:00
select-constant.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-dbg-value.mir [CodeGen] Always use `printReg` to print registers in both MIR and debug 2017-11-30 16:12:24 +00:00
select-fma.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-fp-casts.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-imm.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-implicit-def.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-insert-extract.mir [MIRPrinter] Use %subreg.xxx syntax for subregister index operands 2017-11-06 21:46:06 +00:00
select-int-ext.mir [MIRPrinter] Use %subreg.xxx syntax for subregister index operands 2017-11-06 21:46:06 +00:00
select-int-ptr-casts.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-intrinsic-aarch64-hint.mir [globalisel] Add support for intrinsic_void 2017-09-19 13:23:01 +00:00
select-intrinsic-aarch64-sdiv.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-intrinsic-crypto-aesmc.mir [globalisel][tablegen] Add support for multi-insn emission 2017-11-01 19:57:57 +00:00
select-load.mir [globalisel][tablegen] Add support for extload. 2017-11-13 18:30:23 +00:00
select-muladd.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-neon-vcvtfxu2fp.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-phi.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-pr32733.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-property.mir [GlobalISel][AArch64] Split out select tests. NFC. 2017-03-15 16:29:37 +00:00
select-store.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-trunc.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select-xor.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
select.mir MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
translate-gep.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
varargs-ios-translator.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
vastart.ll MIR: Print the register class or bank in vreg defs 2017-10-24 18:04:54 +00:00
verify-regbankselected.mir [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 2017-12-07 10:40:31 +00:00
verify-selected.mir [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 2017-12-07 10:40:31 +00:00