maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test
History
Craig Topper 6cd0b17078 [X86] Add a DAG combine pre type legalization to widen division by constant splat on narrow vectors to avoid scalarization 
This is another patch for -x86-experimental-vector-widening. This pre widens narrow division by constants so that we can get pass the legal type check in the generic DAG combiner. Otherwise we end up scalarizing.

I've restricted this to splats for now because it was easy to just call DAG.getConstant. Not sure what we should do for non-splat? Increase the element size?Widen the constant vector by padding with 1?

Differential Revision: https://reviews.llvm.org/D54919

llvm-svn: 347898
 		2018-11-29 19:13:38 +00:00
..
Analysis [X86] Make X86TTIImpl::getCastInstrCost properly handle the case where AVX512 is enabled, but 512-bit vectors aren't legal. 2018-11-28 18:11:42 +00:00
Assembler [DebugInfo] IR/Bitcode changes for DISubprogram flags. 2018-11-28 21:14:32 +00:00
Bindings [DebugInfo] IR/Bitcode changes for DISubprogram flags. 2018-11-28 21:14:32 +00:00
Bitcode [DebugInfo] IR/Bitcode changes for DISubprogram flags. 2018-11-28 21:14:32 +00:00
BugPoint
…
CodeGen [X86] Add a DAG combine pre type legalization to widen division by constant splat on narrow vectors to avoid scalarization 2018-11-29 19:13:38 +00:00
DebugInfo [DebugInfo] IR/Bitcode changes for DISubprogram flags. 2018-11-28 21:14:32 +00:00
Demangle [MS Demangler] Print public:, protected:, private: if set in FunctionClass or a variable's StorageClass. 2018-11-13 20:18:26 +00:00
Examples
…
ExecutionEngine [ExecutionEngine][Interpreter] Fix out-of-bounds array access. 2018-11-20 01:01:26 +00:00
Feature Mark @llvm.trap cold 2018-11-14 19:53:41 +00:00
FileCheck [FileCheck] introduce CHECK-COUNT-<num> repetition directive 2018-11-13 00:46:13 +00:00
Instrumentation [sancov] Put .SCOV* sections into the right comdat groups on COFF 2018-11-08 00:57:33 +00:00
Integer
…
JitListener
…
LTO [LTO] Load sample profile in LTO link step. 2018-11-15 18:06:42 +00:00
Linker [DebugInfo] IR/Bitcode changes for DISubprogram flags. 2018-11-28 21:14:32 +00:00
MC [RISCV] Support .option push and .option pop 2018-11-28 16:39:14 +00:00
Object AMDGPU: Enable code object v3 for AMDHSA only 2018-11-15 02:32:43 +00:00
ObjectYAML [WebAssembly] Add support for dylink section in object format 2018-11-14 18:36:24 +00:00
Other Print newline after banner for ModulePass 2018-11-14 10:05:28 +00:00
SafepointIRVerifier
…
SymbolRewriter
…
TableGen [TableGen] Examine entire subreg compositions to detect ambiguity 2018-11-29 18:20:08 +00:00
ThinLTO/X86 [ThinLTO] Import local variables from the same module as caller 2018-11-29 17:02:42 +00:00
Transforms [InstSimplify] fold select with implied condition 2018-11-29 18:44:39 +00:00
Unit
…
Verifier [IRVerifier] Allow StructRet in statepoint 2018-11-16 14:28:05 +00:00
YAMLParser
…
tools [llvm-rc] Support EXSTYLE statement. 2018-11-29 12:17:39 +00:00
.clang-format
…
CMakeLists.txt
…
TestRunner.sh
…
lit.cfg.py
…
lit.site.cfg.py.in
…