forked from OSchip/llvm-project
e268598dd3
Previously prefetch was only considered legal if sse was enabled, but it should be supported with 3dnow as well. The prfchw flag now imply at least some form of prefetch without the write hint is available, either the sse or 3dnow version. This is true even if 3dnow and sse are explicitly disabled. Similarly prefetchwt1 feature implies availability of prefetchw and the the prefetcht0/1/2/nta instructions. This way we can support _MM_HINT_ET0 using prefetchw and _MM_HINT_ET1 with prefetchwt1. And its assumed that if we have levels for the write hint we would have levels for the non-write hint, thus why we enable the sse prefetch instructions. I believe this behavior is consistent with gcc. I've updated the prefetch.ll to test all of these combinations. llvm-svn: 321335 |
||
|---|---|---|
| .. | ||
| avx-512.txt | ||
| fp-stack.txt | ||
| gather-novsib.txt | ||
| hex-immediates.txt | ||
| intel-syntax-32.txt | ||
| intel-syntax.txt | ||
| invalid-VEX-vvvv.txt | ||
| lit.local.cfg | ||
| marked-up.txt | ||
| missing-sib.txt | ||
| moffs.txt | ||
| padlock.txt | ||
| prefixes-i386.txt | ||
| prefixes-x86_64.txt | ||
| prefixes.txt | ||
| simple-tests.txt | ||
| truncated-input.txt | ||
| x86-16.txt | ||
| x86-32.txt | ||
| x86-64-err.txt | ||
| x86-64.txt | ||