maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Craig Topper a1ae3c6ac9 [RISCV][LegalizeDAG] Expand SETO and SETUO comparisons. Teach LegalizeDAG to expand SETUO expansion when UNE isn't legal. 
If SETUNE isn't legal, UO can use the NOT of the SETO expansion.

Removes some complex isel patterns. Most of the test changes are
from using XORI instead of SEQZ.

Differential Revision: https://reviews.llvm.org/D92008
 		2020-12-10 09:15:52 -08:00
..
AArch64 [SVE][CodeGen] Extend index of masked gathers 2020-12-10 13:54:45 +00:00
AMDGPU [AMDGPU] Resolve issues when picking between ds_read/write and ds_read2/write2 2020-12-10 12:40:49 +01:00
ARC
…
ARM [NFC] Chec[^k] -> Check 2020-12-08 11:54:39 +00:00
AVR [AVR] Optimize the 16-bit NEGW pseudo instruction 2020-11-17 17:51:58 +08:00
BPF [BPF] support atomic instructions 2020-12-03 07:38:00 -08:00
Generic [NewPM] Support --print-before/after in NPM 2020-12-03 16:52:14 -08:00
Hexagon [Hexagon] Realign HVX vectors wherever possible 2020-12-09 17:11:25 -06:00
Inputs
…
Lanai
…
MIR OpaquePtr: Bulk update tests to use typed sret 2020-11-20 17:58:26 -05:00
MSP430 OpaquePtr: Bulk update tests to use typed sret 2020-11-20 17:58:26 -05:00
Mips Revert "[FastISel] Flush local value map on ever instruction" and dependent patches 2020-12-01 14:26:23 -08:00
NVPTX OpaquePtr: Bulk update tests to use typed byval 2020-11-20 14:00:46 -05:00
PowerPC [PowerPC] Precommit testcases for regpressure compute fix 2020-12-09 03:37:00 +00:00
RISCV [RISCV][LegalizeDAG] Expand SETO and SETUO comparisons. Teach LegalizeDAG to expand SETUO expansion when UNE isn't legal. 2020-12-10 09:15:52 -08:00
SPARC OpaquePtr: Bulk update tests to use typed sret 2020-11-20 17:58:26 -05:00
SystemZ Prevent FENTRY_CALL reordering 2020-12-09 00:59:01 +01:00
Thumb OpaquePtr: Update more tests to use typed sret 2020-11-20 20:08:43 -05:00
Thumb2 [ARM][RegAlloc] Add t2LoopEndDec 2020-12-10 12:14:23 +00:00
VE [VE] Add vector reduce intrinsic instructions 2020-12-10 22:21:17 +09:00
WebAssembly [WebAssembly] Fix code generated for atomic operations in PIC mode 2020-12-08 18:41:32 -08:00
WinCFGuard [CFGuard] Add address-taken IAT tables and delay-load support 2020-11-17 18:24:45 -08:00
WinEH
…
X86 [X86] AMX programming model. 2020-12-10 17:01:54 +08:00
XCore [TargetMachine] Don't imply dso_local on global variable declarations in Reloc::Static model 2020-12-04 19:03:41 -08:00