maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/mlir
History
KareemErgawy-TomTom e5f2898bc7 [MLIR][STD] Fold trunci (zexti). 
This patch folds the following pattern:

```
  %arg0 = ...
  %0 = zexti %arg0 : i1 to i8
  %1 = trunci %0 : i8 to i1
```

into just `%arg0`.

Reviewed By: mehdi_amini

Differential Revision: https://reviews.llvm.org/D99453
 		2021-03-27 19:40:10 +01:00
..
cmake/modules [mlir][python] Reorganize MLIR python into namespace packages. 2021-03-08 23:01:34 -08:00
docs [mlir][python] Add docs for op class extension mechanism. 2021-03-25 18:27:26 -07:00
examples Define a `NoTerminator` traits that allows operations with a single block region to not provide a terminator 2021-03-25 03:59:03 +00:00
include [MLIR][STD] Fold trunci (zexti). 2021-03-27 19:40:10 +01:00
lib [MLIR][STD] Fold trunci (zexti). 2021-03-27 19:40:10 +01:00
test [MLIR][STD] Fold trunci (zexti). 2021-03-27 19:40:10 +01:00
tools [mlir][ODS] Fix `VariadicRegion` code generation for `NoTerminator` Ops 2021-03-26 14:24:36 +03:00
unittests [mlir] fix -Wsign-compare in memref unit tests 2021-03-26 19:38:13 +01:00
utils [mlir] Add simple jupyter kernel 2021-02-21 18:16:06 -08:00
.clang-format
…
.clang-tidy Fix MLIR clang-tidy: when tweaking it does not inherit from the parent 2020-03-07 17:44:21 +00:00
CMakeLists.txt [CMake] Require python 3.6 if enabling LLVM test targets 2021-03-15 09:50:39 -07:00
LICENSE.TXT Add the Apache2 with LLVM exceptions license to MLIR 2019-12-24 00:58:06 -08:00
README.md mlir README.md: Fix the syntax 2019-12-24 13:31:07 +01:00

README.md

Multi-Level Intermediate Representation

See https://mlir.llvm.org/ for more information.