maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/MIR
History
Matthias Braun c25c9ccbcb MIR: Support MachineMemOperands without associated value 
This is allowed (though used rarely) and useful to keep your tests
short.

llvm-svn: 271752
 		2016-06-04 00:06:31 +00:00
..
AArch64 [AArch64] Allow loads with imp-def to be handled in getMemOpBaseRegImmOfsWidth() 2016-03-31 20:53:47 +00:00
AMDGPU When printing MIR, output to errs() rather than outs(). 2016-02-19 00:18:46 +00:00
ARM ARM: fix handling of SUB immediates in peephole opt. 2016-05-02 18:30:08 +00:00
Generic [llc] New diagnostic handler 2016-05-16 14:28:02 +00:00
Hexagon Add test/CodeGen/MIR/Hexagon/lit.local.cfg 2016-05-26 18:35:45 +00:00
Mips When printing MIR, output to errs() rather than outs(). 2016-02-19 00:18:46 +00:00
NVPTX When printing MIR, output to errs() rather than outs(). 2016-02-19 00:18:46 +00:00
PowerPC When printing MIR, output to errs() rather than outs(). 2016-02-19 00:18:46 +00:00
X86 MIR: Support MachineMemOperands without associated value 2016-06-04 00:06:31 +00:00