maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC
History
David Stuttard 8f2948731e [AMDGPU][AsmParser] Correct the order of optional operands to mimg 
Ordering of operands was incorrect meaning that a16 operand was treated as tfe

Differential Revision: https://reviews.llvm.org/D101618

Change-Id: I3b15e71ef5ff625f19f52823414ab684d76aca33
 		2021-05-04 13:14:48 +01:00
..
AArch64 [AArch64] [COFF] Properly produce cross-section relative relocations 2021-04-14 12:31:26 +03:00
AMDGPU [AMDGPU][AsmParser] Correct the order of optional operands to mimg 2021-05-04 13:14:48 +01:00
ARM [ARM][AArch64] Require appropriate features for crypto algorithms 2021-04-28 16:26:18 +01:00
AVR [AVR] Add register aliases XL, YH, etc 2021-03-03 15:36:05 +01:00
AsmParser [AsmParser][SystemZ][z/OS] Implement HLASM location counter syntax ("*") for Z PC-relative instructions. 2021-05-03 14:58:24 -04:00
BPF [test] llvm/test/: change llvm-objdump single-dash long options to double-dash options 2020-03-15 17:46:23 -07:00
COFF [CodeView] Fix inline sites that are missing code offsets. 2020-12-07 13:01:53 -08:00
CSKY [CSKY 6/n] Add support branch and symbol series instruction 2021-04-20 15:36:49 +08:00
Disassembler [ARM][disassembler] Fix incorrect number of MCOperands generated by the disassembler 2021-04-25 11:55:10 -07:00
ELF Fix test case in b4a8c0ebb6 2021-03-18 15:55:48 -07:00
Hexagon [Hexagon] Improve lowering of returns of i1 2021-04-22 16:47:52 -05:00
Lanai
…
M68k [M68k] Implement AsmParser 2021-04-13 09:25:34 +01:00
MSP430 [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
MachO [llvm-readobj] Recognize N_THUMB_DEF as a symbol flag 2021-04-30 17:39:56 -04:00
Mips Revert "[MC][ELF] Work around R_MIPS_LO16 relocation handling problem" 2021-05-03 23:08:04 +02:00
PowerPC [PowerPC] Add ROP Protection Instructions for PowerPC 2021-04-15 11:38:38 -05:00
RISCV [RISCV] Have assembler check that the temp register is different than dest register for vmsgeu.vx pseudo. 2021-04-23 09:33:29 -07:00
Sparc [Sparc] Support relocatable expressions in the assembler 2021-02-10 14:52:44 +01:00
SystemZ [SystemZ] Introduce distinction between the jg/jl family of mnemonics for GNU as vs HLASM 2021-03-01 16:36:07 -05:00
VE [VE] Add missing BCR format 2020-10-29 23:30:49 +09:00
WebAssembly [WebAssembly] Test i64x2.abs encoding 2021-04-13 00:06:25 -07:00
X86 [MC][test] Fix reloc-directive-elf-*.s 2021-03-05 21:37:29 -08:00