| .. |
|
Analysis
|
[SCEV] Use unsigned/signed intersection type in SCEV
|
2019-06-15 09:15:52 +00:00 |
|
Assembler
|
Change semantics of fadd/fmul vector reductions.
|
2019-06-11 08:22:10 +00:00 |
|
Bindings
|
Fixed the Bindings/OCaml/core.ml test
|
2019-05-20 14:06:21 +00:00 |
|
Bitcode
|
Change semantics of fadd/fmul vector reductions.
|
2019-06-11 08:22:10 +00:00 |
|
BugPoint
|
…
|
|
|
CodeGen
|
[AMDGPU] gfx10 conditional registers handling
|
2019-06-16 17:13:09 +00:00 |
|
DebugInfo
|
[MBP] Move a latch block with conditional exit and multi predecessors to top of loop
|
2019-06-14 23:08:59 +00:00 |
|
Demangle
|
llvm-undname: Correctly demangle vararg parameters
|
2019-06-04 19:10:08 +00:00 |
|
Examples
|
…
|
|
|
ExecutionEngine
|
[ExecutionEngine] Add UnaryOperator visitor to the interpreter
|
2019-06-10 14:38:48 +00:00 |
|
Feature
|
…
|
|
|
FileCheck
|
FileCheck [6/12]: Introduce numeric variable definition
|
2019-06-06 13:21:06 +00:00 |
|
Instrumentation
|
[MSAN] Add unary FNeg visitor to the MemorySanitizer
|
2019-06-05 22:37:05 +00:00 |
|
Integer
|
…
|
|
|
JitListener
|
…
|
|
|
LTO
|
[ThinLTO]LTO]Legacy] Fix dependent libraries support by adding querying of the IRSymtab
|
2019-06-12 11:07:56 +00:00 |
|
Linker
|
Reapply: IR: add optional type to 'byval' function parameters
|
2019-05-30 18:48:23 +00:00 |
|
MC
|
[ARM] Add MVE horizontal accumulation instructions
|
2019-06-14 14:31:13 +00:00 |
|
MachineVerifier
|
[GlobalISel] Add a G_BRJT opcode.
|
2019-06-14 17:55:48 +00:00 |
|
Object
|
[llvm-readobj] Don't abort printing of dynamic table if string reference is invalid
|
2019-06-14 12:02:01 +00:00 |
|
ObjectYAML
|
…
|
|
|
Other
|
[Attributor] Pass infrastructure and fixpoint framework
|
2019-06-05 03:02:24 +00:00 |
|
SafepointIRVerifier
|
…
|
|
|
Support
|
…
|
|
|
SymbolRewriter
|
…
|
|
|
TableGen
|
TableGen: Handle nontrivial foreach range bounds
|
2019-05-22 21:28:20 +00:00 |
|
ThinLTO/X86
|
[ThinLTO] Use original alias visibility when importing
|
2019-05-29 16:50:46 +00:00 |
|
Transforms
|
[CodeGenPrepare][x86] shift both sides of a vector select when profitable
|
2019-06-16 15:29:03 +00:00 |
|
Unit
|
…
|
|
|
Verifier
|
[AMDGPU] gfx1010 wave32 icmp/fcmp intrinsic changes for wave32
|
2019-06-13 23:47:36 +00:00 |
|
YAMLParser
|
…
|
|
|
tools
|
[NFC][MCA][X86] Add one more 'clear super register' pattern - movss/movsd load clears high XMM bits
|
2019-06-15 16:12:13 +00:00 |
|
.clang-format
|
…
|
|
|
CMakeLists.txt
|
[tools] Introduce llvm-lipo
|
2019-05-28 23:22:12 +00:00 |
|
TestRunner.sh
|
…
|
|
|
lit.cfg.py
|
…
|
|
|
lit.site.cfg.py.in
|
…
|
|
5250021672