forked from OSchip/llvm-project
4a7be23976
This adds a basic cost model for interleaved-access vectorization (and a better default for shuffles), and enables interleaved-access vectorization by default. The relevant difference from the default cost model for interleaved-access vectorization, is that on PPC, the shuffles that end up being used are *much* cheaper than modeling the process with insert/extract pairs (which are quite expensive, especially on older cores). llvm-svn: 246824 |
||
|---|---|---|
| .. | ||
| agg-interleave-a2.ll | ||
| large-loop-rdx.ll | ||
| lit.local.cfg | ||
| small-loop-rdx.ll | ||
| stride-vectorization.ll | ||
| vsx-tsvc-s173.ll | ||