maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Michael Liao e818eface8 [MIRParser] Add machine metadata. 
- Add standalone metadata parsing support so that machine metadata nodes
  could be populated before and accessed during MIR is parsed.

Reviewed By: arsenm

Differential Revision: https://reviews.llvm.org/D103282
 		2021-06-28 22:29:36 -04:00
..
AArch64 Revert "[AArch64] Custom lower <4 x i8> loads" 2021-06-28 17:44:46 +01:00
AMDGPU [AMDGPU][GlobalISel] Legalize and select G_SBFX and G_UBFX 2021-06-28 09:06:44 -04:00
ARC
…
ARM [ARM] Regenerate big-endian-vector-caller.ll test checks. NFC 2021-06-26 13:21:54 +01:00
AVR [AVR][test] Add a new test: functions with struct return type 2021-06-28 21:19:26 +08:00
BPF BPF: Add more relocation kinds 2021-05-25 08:19:13 -07:00
Generic Update @llvm.powi to handle different int sizes for the exponent 2021-06-17 09:38:28 +02:00
Hexagon [Hexagon] Add patterns to load i1 2021-06-28 12:17:30 -05:00
Inputs
…
Lanai
…
M68k Revert "[M68k][GloballSel] Formal arguments lowering in IRTranslator" 2021-06-27 23:22:40 -07:00
MIR [MIRParser] Add machine metadata. 2021-06-28 22:29:36 -04:00
MSP430 Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
Mips Update @llvm.powi to handle different int sizes for the exponent 2021-06-17 09:38:28 +02:00
NVPTX Update @llvm.powi to handle different int sizes for the exponent 2021-06-17 09:38:28 +02:00
PowerPC Teach peephole optimizer to not emit sub-register defs 2021-06-28 09:24:07 -05:00
RISCV [RISCV] Add tests for __builtin_parity idiom. 2021-06-27 12:37:29 -07:00
SPARC [SPARC] Legalize truncation and extension between fp128 and half 2021-06-13 20:05:15 +02:00
SystemZ Update @llvm.powi to handle different int sizes for the exponent 2021-06-17 09:38:28 +02:00
Thumb [NFC] Adding test for clobbering of high registers in Thumb 2021-06-28 13:44:44 +01:00
Thumb2 [ARM] Add an extra fold for f32 extract(vdup(i32)) 2021-06-28 08:54:03 +01:00
VE
…
WebAssembly [WebAssembly] Rename event to tag 2021-06-17 20:34:19 -07:00
WinCFGuard Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
WinEH Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
X86 [llvm][clang][fpenv] Create new intrinsic llvm.arith.fence to control FP optimization at expression level 2021-06-28 12:26:52 -04:00
XCore Update @llvm.powi to handle different int sizes for the exponent 2021-06-17 09:38:28 +02:00