forked from OSchip/llvm-project
5092 lines
190 KiB
LLVM
5092 lines
190 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse2 | FileCheck %s --check-prefix=SSE --check-prefix=SSE2
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+ssse3 | FileCheck %s --check-prefix=SSE --check-prefix=SSSE3
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse4.1 | FileCheck %s --check-prefix=SSE --check-prefix=SSE41
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefix=AVX --check-prefix=AVX1
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefix=AVX --check-prefix=AVX2
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefix=AVX --check-prefix=AVX512 --check-prefix=AVX512F
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f,+avx512bw | FileCheck %s --check-prefix=AVX --check-prefix=AVX512 --check-prefix=AVX512BW
|
|
;
|
|
; Just one 32-bit run to make sure we do reasonable things there.
|
|
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+sse4.1 | FileCheck %s --check-prefix=X32-SSE41
|
|
|
|
define <8 x i16> @sext_16i8_to_8i16(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i8_to_8i16:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psraw $8, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i8_to_8i16:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: psraw $8, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i8_to_8i16:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: sext_16i8_to_8i16:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxbw %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i8_to_8i16:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbw %xmm0, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <16 x i8> %A, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
|
|
%C = sext <8 x i8> %B to <8 x i16>
|
|
ret <8 x i16> %C
|
|
}
|
|
|
|
define <16 x i16> @sext_16i8_to_16i16(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i8_to_16i16:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
|
|
; SSE2-NEXT: psraw $8, %xmm2
|
|
; SSE2-NEXT: punpckhbw {{.*#+}} xmm1 = xmm1[8],xmm0[8],xmm1[9],xmm0[9],xmm1[10],xmm0[10],xmm1[11],xmm0[11],xmm1[12],xmm0[12],xmm1[13],xmm0[13],xmm1[14],xmm0[14],xmm1[15],xmm0[15]
|
|
; SSE2-NEXT: psraw $8, %xmm1
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i8_to_16i16:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
|
|
; SSSE3-NEXT: psraw $8, %xmm2
|
|
; SSSE3-NEXT: punpckhbw {{.*#+}} xmm1 = xmm1[8],xmm0[8],xmm1[9],xmm0[9],xmm1[10],xmm0[10],xmm1[11],xmm0[11],xmm1[12],xmm0[12],xmm1[13],xmm0[13],xmm1[14],xmm0[14],xmm1[15],xmm0[15]
|
|
; SSSE3-NEXT: psraw $8, %xmm1
|
|
; SSSE3-NEXT: movdqa %xmm2, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i8_to_16i16:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_16i8_to_16i16:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbw %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxbw %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_16i8_to_16i16:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbw %xmm0, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_16i8_to_16i16:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbw %xmm0, %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i8_to_16i16:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbw %xmm0, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxbw %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = sext <16 x i8> %A to <16 x i16>
|
|
ret <16 x i16> %B
|
|
}
|
|
|
|
define <32 x i16> @sext_32i8_to_32i16(<32 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_32i8_to_32i16:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm0[0],xmm4[1],xmm0[1],xmm4[2],xmm0[2],xmm4[3],xmm0[3],xmm4[4],xmm0[4],xmm4[5],xmm0[5],xmm4[6],xmm0[6],xmm4[7],xmm0[7]
|
|
; SSE2-NEXT: psraw $8, %xmm4
|
|
; SSE2-NEXT: punpckhbw {{.*#+}} xmm5 = xmm5[8],xmm0[8],xmm5[9],xmm0[9],xmm5[10],xmm0[10],xmm5[11],xmm0[11],xmm5[12],xmm0[12],xmm5[13],xmm0[13],xmm5[14],xmm0[14],xmm5[15],xmm0[15]
|
|
; SSE2-NEXT: psraw $8, %xmm5
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3],xmm2[4],xmm1[4],xmm2[5],xmm1[5],xmm2[6],xmm1[6],xmm2[7],xmm1[7]
|
|
; SSE2-NEXT: psraw $8, %xmm2
|
|
; SSE2-NEXT: punpckhbw {{.*#+}} xmm3 = xmm3[8],xmm1[8],xmm3[9],xmm1[9],xmm3[10],xmm1[10],xmm3[11],xmm1[11],xmm3[12],xmm1[12],xmm3[13],xmm1[13],xmm3[14],xmm1[14],xmm3[15],xmm1[15]
|
|
; SSE2-NEXT: psraw $8, %xmm3
|
|
; SSE2-NEXT: movdqa %xmm4, %xmm0
|
|
; SSE2-NEXT: movdqa %xmm5, %xmm1
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_32i8_to_32i16:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm0[0],xmm4[1],xmm0[1],xmm4[2],xmm0[2],xmm4[3],xmm0[3],xmm4[4],xmm0[4],xmm4[5],xmm0[5],xmm4[6],xmm0[6],xmm4[7],xmm0[7]
|
|
; SSSE3-NEXT: psraw $8, %xmm4
|
|
; SSSE3-NEXT: punpckhbw {{.*#+}} xmm5 = xmm5[8],xmm0[8],xmm5[9],xmm0[9],xmm5[10],xmm0[10],xmm5[11],xmm0[11],xmm5[12],xmm0[12],xmm5[13],xmm0[13],xmm5[14],xmm0[14],xmm5[15],xmm0[15]
|
|
; SSSE3-NEXT: psraw $8, %xmm5
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3],xmm2[4],xmm1[4],xmm2[5],xmm1[5],xmm2[6],xmm1[6],xmm2[7],xmm1[7]
|
|
; SSSE3-NEXT: psraw $8, %xmm2
|
|
; SSSE3-NEXT: punpckhbw {{.*#+}} xmm3 = xmm3[8],xmm1[8],xmm3[9],xmm1[9],xmm3[10],xmm1[10],xmm3[11],xmm1[11],xmm3[12],xmm1[12],xmm3[13],xmm1[13],xmm3[14],xmm1[14],xmm3[15],xmm1[15]
|
|
; SSSE3-NEXT: psraw $8, %xmm3
|
|
; SSSE3-NEXT: movdqa %xmm4, %xmm0
|
|
; SSSE3-NEXT: movdqa %xmm5, %xmm1
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_32i8_to_32i16:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm5
|
|
; SSE41-NEXT: pmovsxbw %xmm1, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm4
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm1[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm3
|
|
; SSE41-NEXT: movdqa %xmm5, %xmm0
|
|
; SSE41-NEXT: movdqa %xmm4, %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_32i8_to_32i16:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbw %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxbw %xmm2, %xmm2
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm2
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
; AVX1-NEXT: vpmovsxbw %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxbw %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm1
|
|
; AVX1-NEXT: vmovaps %ymm2, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_32i8_to_32i16:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbw %xmm0, %ymm2
|
|
; AVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
; AVX2-NEXT: vpmovsxbw %xmm0, %ymm1
|
|
; AVX2-NEXT: vmovdqa %ymm2, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: sext_32i8_to_32i16:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: vpmovsxbw %xmm0, %ymm2
|
|
; AVX512F-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
; AVX512F-NEXT: vpmovsxbw %xmm0, %ymm1
|
|
; AVX512F-NEXT: vmovdqa %ymm2, %ymm0
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: sext_32i8_to_32i16:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: vpmovsxbw %ymm0, %zmm0
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_32i8_to_32i16:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbw %xmm0, %xmm5
|
|
; X32-SSE41-NEXT: pmovsxbw %xmm1, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxbw %xmm0, %xmm4
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm1[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxbw %xmm0, %xmm3
|
|
; X32-SSE41-NEXT: movdqa %xmm5, %xmm0
|
|
; X32-SSE41-NEXT: movdqa %xmm4, %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = sext <32 x i8> %A to <32 x i16>
|
|
ret <32 x i16> %B
|
|
}
|
|
|
|
define <4 x i32> @sext_16i8_to_4i32(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i8_to_4i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $24, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i8_to_4i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i8_to_4i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbd %xmm0, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: sext_16i8_to_4i32:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxbd %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i8_to_4i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbd %xmm0, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <16 x i8> %A, <16 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
|
|
%C = sext <4 x i8> %B to <4 x i32>
|
|
ret <4 x i32> %C
|
|
}
|
|
|
|
define <8 x i32> @sext_16i8_to_8i32(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i8_to_8i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
|
|
; SSE2-NEXT: psrad $24, %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,2,3]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSE2-NEXT: psrad $24, %xmm1
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i8_to_8i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: pshufb {{.*#+}} xmm1 = xmm1[u,u,u,4,u,u,u,5,u,u,u,6,u,u,u,7]
|
|
; SSSE3-NEXT: psrad $24, %xmm1
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i8_to_8i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbd %xmm0, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,2,3]
|
|
; SSE41-NEXT: pmovsxbd %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_16i8_to_8i32:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbd %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[1,1,2,3]
|
|
; AVX1-NEXT: vpmovsxbd %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_16i8_to_8i32:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbd %xmm0, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_16i8_to_8i32:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbd %xmm0, %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i8_to_8i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbd %xmm0, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,2,3]
|
|
; X32-SSE41-NEXT: pmovsxbd %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <16 x i8> %A, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
|
|
%C = sext <8 x i8> %B to <8 x i32>
|
|
ret <8 x i32> %C
|
|
}
|
|
|
|
define <16 x i32> @sext_16i8_to_16i32(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i8_to_16i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm1[0],xmm4[1],xmm1[1],xmm4[2],xmm1[2],xmm4[3],xmm1[3]
|
|
; SSE2-NEXT: psrad $24, %xmm4
|
|
; SSE2-NEXT: punpckhbw {{.*#+}} xmm1 = xmm1[8],xmm0[8],xmm1[9],xmm0[9],xmm1[10],xmm0[10],xmm1[11],xmm0[11],xmm1[12],xmm0[12],xmm1[13],xmm0[13],xmm1[14],xmm0[14],xmm1[15],xmm0[15]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
|
|
; SSE2-NEXT: psrad $24, %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm0[1,1,2,3]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $24, %xmm1
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[3,1,2,3]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1],xmm3[2],xmm0[2],xmm3[3],xmm0[3]
|
|
; SSE2-NEXT: psrad $24, %xmm3
|
|
; SSE2-NEXT: movdqa %xmm4, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i8_to_16i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm3
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: punpckhbw {{.*#+}} xmm1 = xmm1[8],xmm3[8],xmm1[9],xmm3[9],xmm1[10],xmm3[10],xmm1[11],xmm3[11],xmm1[12],xmm3[12],xmm1[13],xmm3[13],xmm1[14],xmm3[14],xmm1[15],xmm3[15]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
|
|
; SSSE3-NEXT: psrad $24, %xmm2
|
|
; SSSE3-NEXT: movdqa %xmm3, %xmm1
|
|
; SSSE3-NEXT: pshufb {{.*#+}} xmm1 = xmm1[u,u,u,4,u,u,u,5,u,u,u,6,u,u,u,7]
|
|
; SSSE3-NEXT: psrad $24, %xmm1
|
|
; SSSE3-NEXT: pshufb {{.*#+}} xmm3 = xmm3[u,u,u,12,u,u,u,13,u,u,u,14,u,u,u,15]
|
|
; SSSE3-NEXT: psrad $24, %xmm3
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i8_to_16i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbd %xmm0, %xmm4
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm0[1,1,2,3]
|
|
; SSE41-NEXT: pmovsxbd %xmm1, %xmm1
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm2 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxbd %xmm2, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[3,1,2,3]
|
|
; SSE41-NEXT: pmovsxbd %xmm0, %xmm3
|
|
; SSE41-NEXT: movdqa %xmm4, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_16i8_to_16i32:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbd %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm0[1,1,2,3]
|
|
; AVX1-NEXT: vpmovsxbd %xmm2, %xmm2
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm2
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxbd %xmm1, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[3,1,2,3]
|
|
; AVX1-NEXT: vpmovsxbd %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm1
|
|
; AVX1-NEXT: vmovaps %ymm2, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_16i8_to_16i32:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbd %xmm0, %ymm2
|
|
; AVX2-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX2-NEXT: vpmovsxbd %xmm0, %ymm1
|
|
; AVX2-NEXT: vmovdqa %ymm2, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_16i8_to_16i32:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbd %xmm0, %zmm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i8_to_16i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbd %xmm0, %xmm4
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm0[1,1,2,3]
|
|
; X32-SSE41-NEXT: pmovsxbd %xmm1, %xmm1
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm2 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxbd %xmm2, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[3,1,2,3]
|
|
; X32-SSE41-NEXT: pmovsxbd %xmm0, %xmm3
|
|
; X32-SSE41-NEXT: movdqa %xmm4, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = sext <16 x i8> %A to <16 x i32>
|
|
ret <16 x i32> %B
|
|
}
|
|
|
|
define <2 x i64> @sext_16i8_to_2i64(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i8_to_2i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: psrad $24, %xmm0
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i8_to_2i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i8_to_2i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbq %xmm0, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: sext_16i8_to_2i64:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxbq %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i8_to_2i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbq %xmm0, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <16 x i8> %A, <16 x i8> undef, <2 x i32> <i32 0, i32 1>
|
|
%C = sext <2 x i8> %B to <2 x i64>
|
|
ret <2 x i64> %C
|
|
}
|
|
|
|
define <4 x i64> @sext_16i8_to_4i64(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i8_to_4i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: psrad $24, %xmm2
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
|
|
; SSE2-NEXT: psrld $16, %xmm0
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm0
|
|
; SSE2-NEXT: psrad $31, %xmm0
|
|
; SSE2-NEXT: psrad $24, %xmm1
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i8_to_4i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSSE3-NEXT: pshufb {{.*#+}} xmm1 = xmm1[u,u,u,2,u,u,u,3,u,u,u,u,u,u,u,u]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: psrad $24, %xmm1
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i8_to_4i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbq %xmm0, %xmm2
|
|
; SSE41-NEXT: psrld $16, %xmm0
|
|
; SSE41-NEXT: pmovsxbq %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_16i8_to_4i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpsrld $16, %xmm0, %xmm0
|
|
; AVX1-NEXT: vpmovsxbq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_16i8_to_4i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbq %xmm0, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_16i8_to_4i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbq %xmm0, %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i8_to_4i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbq %xmm0, %xmm2
|
|
; X32-SSE41-NEXT: psrld $16, %xmm0
|
|
; X32-SSE41-NEXT: pmovsxbq %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <16 x i8> %A, <16 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
|
|
%C = sext <4 x i8> %B to <4 x i64>
|
|
ret <4 x i64> %C
|
|
}
|
|
|
|
define <8 x i64> @sext_16i8_to_8i64(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i8_to_8i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm1
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: psrad $24, %xmm0
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm3 = xmm1[1,1,2,3]
|
|
; SSE2-NEXT: psrld $16, %xmm1
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: psrad $24, %xmm1
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1],xmm2[2],xmm3[2],xmm2[3],xmm3[3],xmm2[4],xmm3[4],xmm2[5],xmm3[5],xmm2[6],xmm3[6],xmm2[7],xmm3[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm4
|
|
; SSE2-NEXT: psrad $31, %xmm4
|
|
; SSE2-NEXT: psrad $24, %xmm2
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm4[0],xmm2[1],xmm4[1]
|
|
; SSE2-NEXT: psrld $16, %xmm3
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: movdqa %xmm3, %xmm4
|
|
; SSE2-NEXT: psrad $31, %xmm4
|
|
; SSE2-NEXT: psrad $24, %xmm3
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm3 = xmm3[0],xmm4[0],xmm3[1],xmm4[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i8_to_8i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movdqa {{.*#+}} xmm2 = <u,u,u,2,u,u,u,3,u,u,u,u,u,u,u,u>
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm0[0],xmm4[1],xmm0[1],xmm4[2],xmm0[2],xmm4[3],xmm0[3],xmm4[4],xmm0[4],xmm4[5],xmm0[5],xmm4[6],xmm0[6],xmm4[7],xmm0[7]
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm3 = xmm0[1,1,2,3]
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: pshufb %xmm2, %xmm1
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm0
|
|
; SSSE3-NEXT: psrad $31, %xmm0
|
|
; SSSE3-NEXT: psrad $24, %xmm1
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm4[0],xmm0[1],xmm4[1],xmm0[2],xmm4[2],xmm0[3],xmm4[3]
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm4
|
|
; SSSE3-NEXT: psrad $31, %xmm4
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm4[0],xmm0[1],xmm4[1]
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm3[0],xmm4[1],xmm3[1],xmm4[2],xmm3[2],xmm4[3],xmm3[3],xmm4[4],xmm3[4],xmm4[5],xmm3[5],xmm4[6],xmm3[6],xmm4[7],xmm3[7]
|
|
; SSSE3-NEXT: pshufb %xmm2, %xmm3
|
|
; SSSE3-NEXT: movdqa %xmm3, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: psrad $24, %xmm3
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm3 = xmm3[0],xmm2[0],xmm3[1],xmm2[1]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm4[0],xmm2[1],xmm4[1],xmm2[2],xmm4[2],xmm2[3],xmm4[3]
|
|
; SSSE3-NEXT: movdqa %xmm2, %xmm4
|
|
; SSSE3-NEXT: psrad $31, %xmm4
|
|
; SSSE3-NEXT: psrad $24, %xmm2
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm4[0],xmm2[1],xmm4[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i8_to_8i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbq %xmm0, %xmm4
|
|
; SSE41-NEXT: movdqa %xmm0, %xmm1
|
|
; SSE41-NEXT: psrld $16, %xmm1
|
|
; SSE41-NEXT: pmovsxbq %xmm1, %xmm1
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm2 = xmm0[1,1,2,3]
|
|
; SSE41-NEXT: pmovsxbq %xmm2, %xmm2
|
|
; SSE41-NEXT: psrlq $48, %xmm0
|
|
; SSE41-NEXT: pmovsxbq %xmm0, %xmm3
|
|
; SSE41-NEXT: movdqa %xmm4, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_16i8_to_8i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpsrld $16, %xmm0, %xmm2
|
|
; AVX1-NEXT: vpmovsxbq %xmm2, %xmm2
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm2
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm1 = xmm0[1,1,2,3]
|
|
; AVX1-NEXT: vpmovsxbq %xmm1, %xmm1
|
|
; AVX1-NEXT: vpsrlq $48, %xmm0, %xmm0
|
|
; AVX1-NEXT: vpmovsxbq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm1
|
|
; AVX1-NEXT: vmovaps %ymm2, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_16i8_to_8i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbq %xmm0, %ymm2
|
|
; AVX2-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[1,1,2,3]
|
|
; AVX2-NEXT: vpmovsxbq %xmm0, %ymm1
|
|
; AVX2-NEXT: vmovdqa %ymm2, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_16i8_to_8i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbq %xmm0, %zmm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i8_to_8i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxbq %xmm0, %xmm4
|
|
; X32-SSE41-NEXT: movdqa %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: psrld $16, %xmm1
|
|
; X32-SSE41-NEXT: pmovsxbq %xmm1, %xmm1
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm2 = xmm0[1,1,2,3]
|
|
; X32-SSE41-NEXT: pmovsxbq %xmm2, %xmm2
|
|
; X32-SSE41-NEXT: psrlq $48, %xmm0
|
|
; X32-SSE41-NEXT: pmovsxbq %xmm0, %xmm3
|
|
; X32-SSE41-NEXT: movdqa %xmm4, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <16 x i8> %A, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
|
|
%C = sext <8 x i8> %B to <8 x i64>
|
|
ret <8 x i64> %C
|
|
}
|
|
|
|
define <4 x i32> @sext_8i16_to_4i32(<8 x i16> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_8i16_to_4i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $16, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_8i16_to_4i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $16, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_8i16_to_4i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwd %xmm0, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: sext_8i16_to_4i32:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxwd %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_8i16_to_4i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxwd %xmm0, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <8 x i16> %A, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
|
|
%C = sext <4 x i16> %B to <4 x i32>
|
|
ret <4 x i32> %C
|
|
}
|
|
|
|
define <8 x i32> @sext_8i16_to_8i32(<8 x i16> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_8i16_to_8i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSE2-NEXT: psrad $16, %xmm2
|
|
; SSE2-NEXT: punpckhwd {{.*#+}} xmm1 = xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE2-NEXT: psrad $16, %xmm1
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_8i16_to_8i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSSE3-NEXT: psrad $16, %xmm2
|
|
; SSSE3-NEXT: punpckhwd {{.*#+}} xmm1 = xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSSE3-NEXT: psrad $16, %xmm1
|
|
; SSSE3-NEXT: movdqa %xmm2, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_8i16_to_8i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwd %xmm0, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxwd %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_8i16_to_8i32:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxwd %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxwd %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_8i16_to_8i32:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxwd %xmm0, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_8i16_to_8i32:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxwd %xmm0, %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_8i16_to_8i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxwd %xmm0, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxwd %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = sext <8 x i16> %A to <8 x i32>
|
|
ret <8 x i32> %B
|
|
}
|
|
|
|
define <16 x i32> @sext_16i16_to_16i32(<16 x i16> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_16i16_to_16i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm0[0],xmm4[1],xmm0[1],xmm4[2],xmm0[2],xmm4[3],xmm0[3]
|
|
; SSE2-NEXT: psrad $16, %xmm4
|
|
; SSE2-NEXT: punpckhwd {{.*#+}} xmm5 = xmm5[4],xmm0[4],xmm5[5],xmm0[5],xmm5[6],xmm0[6],xmm5[7],xmm0[7]
|
|
; SSE2-NEXT: psrad $16, %xmm5
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
|
|
; SSE2-NEXT: psrad $16, %xmm2
|
|
; SSE2-NEXT: punpckhwd {{.*#+}} xmm3 = xmm3[4],xmm1[4],xmm3[5],xmm1[5],xmm3[6],xmm1[6],xmm3[7],xmm1[7]
|
|
; SSE2-NEXT: psrad $16, %xmm3
|
|
; SSE2-NEXT: movdqa %xmm4, %xmm0
|
|
; SSE2-NEXT: movdqa %xmm5, %xmm1
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_16i16_to_16i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm0[0],xmm4[1],xmm0[1],xmm4[2],xmm0[2],xmm4[3],xmm0[3]
|
|
; SSSE3-NEXT: psrad $16, %xmm4
|
|
; SSSE3-NEXT: punpckhwd {{.*#+}} xmm5 = xmm5[4],xmm0[4],xmm5[5],xmm0[5],xmm5[6],xmm0[6],xmm5[7],xmm0[7]
|
|
; SSSE3-NEXT: psrad $16, %xmm5
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
|
|
; SSSE3-NEXT: psrad $16, %xmm2
|
|
; SSSE3-NEXT: punpckhwd {{.*#+}} xmm3 = xmm3[4],xmm1[4],xmm3[5],xmm1[5],xmm3[6],xmm1[6],xmm3[7],xmm1[7]
|
|
; SSSE3-NEXT: psrad $16, %xmm3
|
|
; SSSE3-NEXT: movdqa %xmm4, %xmm0
|
|
; SSSE3-NEXT: movdqa %xmm5, %xmm1
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_16i16_to_16i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwd %xmm0, %xmm5
|
|
; SSE41-NEXT: pmovsxwd %xmm1, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxwd %xmm0, %xmm4
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm1[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxwd %xmm0, %xmm3
|
|
; SSE41-NEXT: movdqa %xmm5, %xmm0
|
|
; SSE41-NEXT: movdqa %xmm4, %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_16i16_to_16i32:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxwd %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxwd %xmm2, %xmm2
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm2
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
; AVX1-NEXT: vpmovsxwd %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxwd %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm1
|
|
; AVX1-NEXT: vmovaps %ymm2, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_16i16_to_16i32:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxwd %xmm0, %ymm2
|
|
; AVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
; AVX2-NEXT: vpmovsxwd %xmm0, %ymm1
|
|
; AVX2-NEXT: vmovdqa %ymm2, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_16i16_to_16i32:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxwd %ymm0, %zmm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_16i16_to_16i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxwd %xmm0, %xmm5
|
|
; X32-SSE41-NEXT: pmovsxwd %xmm1, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxwd %xmm0, %xmm4
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm1[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxwd %xmm0, %xmm3
|
|
; X32-SSE41-NEXT: movdqa %xmm5, %xmm0
|
|
; X32-SSE41-NEXT: movdqa %xmm4, %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = sext <16 x i16> %A to <16 x i32>
|
|
ret <16 x i32> %B
|
|
}
|
|
|
|
define <2 x i64> @sext_8i16_to_2i64(<8 x i16> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_8i16_to_2i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: psrad $16, %xmm0
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_8i16_to_2i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: psrad $16, %xmm0
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_8i16_to_2i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwq %xmm0, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: sext_8i16_to_2i64:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxwq %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_8i16_to_2i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxwq %xmm0, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <8 x i16> %A, <8 x i16> undef, <2 x i32> <i32 0, i32 1>
|
|
%C = sext <2 x i16> %B to <2 x i64>
|
|
ret <2 x i64> %C
|
|
}
|
|
|
|
define <4 x i64> @sext_8i16_to_4i64(<8 x i16> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_8i16_to_4i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: psrad $16, %xmm2
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
|
|
; SSE2-NEXT: pshuflw {{.*#+}} xmm1 = xmm0[0,2,2,3,4,5,6,7]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm0
|
|
; SSE2-NEXT: psrad $31, %xmm0
|
|
; SSE2-NEXT: psrad $16, %xmm1
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_8i16_to_4i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSSE3-NEXT: movdqa %xmm2, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: psrad $16, %xmm2
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
|
|
; SSSE3-NEXT: pshuflw {{.*#+}} xmm1 = xmm0[0,2,2,3,4,5,6,7]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm0
|
|
; SSSE3-NEXT: psrad $31, %xmm0
|
|
; SSSE3-NEXT: psrad $16, %xmm1
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSSE3-NEXT: movdqa %xmm2, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_8i16_to_4i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwq %xmm0, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,2,3]
|
|
; SSE41-NEXT: pmovsxwq %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_8i16_to_4i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxwq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[1,1,2,3]
|
|
; AVX1-NEXT: vpmovsxwq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_8i16_to_4i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxwq %xmm0, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_8i16_to_4i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxwq %xmm0, %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_8i16_to_4i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxwq %xmm0, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,2,3]
|
|
; X32-SSE41-NEXT: pmovsxwq %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <8 x i16> %A, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
|
|
%C = sext <4 x i16> %B to <4 x i64>
|
|
ret <4 x i64> %C
|
|
}
|
|
|
|
define <8 x i64> @sext_8i16_to_8i64(<8 x i16> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_8i16_to_8i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm0[0],xmm4[1],xmm0[1],xmm4[2],xmm0[2],xmm4[3],xmm0[3]
|
|
; SSE2-NEXT: movdqa %xmm4, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: psrad $16, %xmm4
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm4 = xmm4[0],xmm1[0],xmm4[1],xmm1[1]
|
|
; SSE2-NEXT: punpckhwd {{.*#+}} xmm2 = xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
|
|
; SSE2-NEXT: movdqa %xmm2, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: psrad $16, %xmm2
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
|
|
; SSE2-NEXT: pshuflw {{.*#+}} xmm1 = xmm0[0,2,2,3,4,5,6,7]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm3
|
|
; SSE2-NEXT: psrad $31, %xmm3
|
|
; SSE2-NEXT: psrad $16, %xmm1
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE2-NEXT: pshuflw {{.*#+}} xmm3 = xmm0[0,2,2,3,4,5,6,7]
|
|
; SSE2-NEXT: movdqa %xmm3, %xmm0
|
|
; SSE2-NEXT: psrad $31, %xmm0
|
|
; SSE2-NEXT: psrad $16, %xmm3
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1]
|
|
; SSE2-NEXT: movdqa %xmm4, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_8i16_to_8i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm0[0],xmm4[1],xmm0[1],xmm4[2],xmm0[2],xmm4[3],xmm0[3]
|
|
; SSSE3-NEXT: movdqa %xmm4, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: psrad $16, %xmm4
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm4 = xmm4[0],xmm1[0],xmm4[1],xmm1[1]
|
|
; SSSE3-NEXT: punpckhwd {{.*#+}} xmm2 = xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
|
|
; SSSE3-NEXT: movdqa %xmm2, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: psrad $16, %xmm2
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
|
|
; SSSE3-NEXT: pshuflw {{.*#+}} xmm1 = xmm0[0,2,2,3,4,5,6,7]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm3
|
|
; SSSE3-NEXT: psrad $31, %xmm3
|
|
; SSSE3-NEXT: psrad $16, %xmm1
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSSE3-NEXT: pshuflw {{.*#+}} xmm3 = xmm0[0,2,2,3,4,5,6,7]
|
|
; SSSE3-NEXT: movdqa %xmm3, %xmm0
|
|
; SSSE3-NEXT: psrad $31, %xmm0
|
|
; SSSE3-NEXT: psrad $16, %xmm3
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1]
|
|
; SSSE3-NEXT: movdqa %xmm4, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_8i16_to_8i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwq %xmm0, %xmm4
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm0[1,1,2,3]
|
|
; SSE41-NEXT: pmovsxwq %xmm1, %xmm1
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm2 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxwq %xmm2, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[3,1,2,3]
|
|
; SSE41-NEXT: pmovsxwq %xmm0, %xmm3
|
|
; SSE41-NEXT: movdqa %xmm4, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_8i16_to_8i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxwq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm0[1,1,2,3]
|
|
; AVX1-NEXT: vpmovsxwq %xmm2, %xmm2
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm2
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxwq %xmm1, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[3,1,2,3]
|
|
; AVX1-NEXT: vpmovsxwq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm1
|
|
; AVX1-NEXT: vmovaps %ymm2, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_8i16_to_8i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxwq %xmm0, %ymm2
|
|
; AVX2-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX2-NEXT: vpmovsxwq %xmm0, %ymm1
|
|
; AVX2-NEXT: vmovdqa %ymm2, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_8i16_to_8i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxwq %xmm0, %zmm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_8i16_to_8i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxwq %xmm0, %xmm4
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm0[1,1,2,3]
|
|
; X32-SSE41-NEXT: pmovsxwq %xmm1, %xmm1
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm2 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxwq %xmm2, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[3,1,2,3]
|
|
; X32-SSE41-NEXT: pmovsxwq %xmm0, %xmm3
|
|
; X32-SSE41-NEXT: movdqa %xmm4, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = sext <8 x i16> %A to <8 x i64>
|
|
ret <8 x i64> %B
|
|
}
|
|
|
|
define <2 x i64> @sext_4i32_to_2i64(<4 x i32> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_4i32_to_2i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_4i32_to_2i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_4i32_to_2i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: sext_4i32_to_2i64:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_4i32_to_2i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = shufflevector <4 x i32> %A, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
|
|
%C = sext <2 x i32> %B to <2 x i64>
|
|
ret <2 x i64> %C
|
|
}
|
|
|
|
define <4 x i64> @sext_4i32_to_4i64(<4 x i32> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_4i32_to_4i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_4i32_to_4i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_4i32_to_4i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_4i32_to_4i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_4i32_to_4i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxdq %xmm0, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_4i32_to_4i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxdq %xmm0, %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_4i32_to_4i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = sext <4 x i32> %A to <4 x i64>
|
|
ret <4 x i64> %B
|
|
}
|
|
|
|
define <8 x i64> @sext_8i32_to_8i64(<8 x i32> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_8i32_to_8i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm2
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm3
|
|
; SSE2-NEXT: psrad $31, %xmm3
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm4
|
|
; SSE2-NEXT: psrad $31, %xmm4
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm3
|
|
; SSE2-NEXT: psrad $31, %xmm3
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm3 = xmm2[2,3,0,1]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm4[0],xmm2[1],xmm4[1]
|
|
; SSE2-NEXT: movdqa %xmm3, %xmm4
|
|
; SSE2-NEXT: psrad $31, %xmm4
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm3 = xmm3[0],xmm4[0],xmm3[1],xmm4[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_8i32_to_8i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm2
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm3
|
|
; SSSE3-NEXT: psrad $31, %xmm3
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm4
|
|
; SSSE3-NEXT: psrad $31, %xmm4
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm3
|
|
; SSSE3-NEXT: psrad $31, %xmm3
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm3 = xmm2[2,3,0,1]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm4[0],xmm2[1],xmm4[1]
|
|
; SSSE3-NEXT: movdqa %xmm3, %xmm4
|
|
; SSSE3-NEXT: psrad $31, %xmm4
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm3 = xmm3[0],xmm4[0],xmm3[1],xmm4[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_8i32_to_8i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm5
|
|
; SSE41-NEXT: pmovsxdq %xmm1, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm4
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm1[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm3
|
|
; SSE41-NEXT: movdqa %xmm5, %xmm0
|
|
; SSE41-NEXT: movdqa %xmm4, %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_8i32_to_8i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm2, %xmm2
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm2
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm1
|
|
; AVX1-NEXT: vmovaps %ymm2, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_8i32_to_8i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxdq %xmm0, %ymm2
|
|
; AVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
; AVX2-NEXT: vpmovsxdq %xmm0, %ymm1
|
|
; AVX2-NEXT: vmovdqa %ymm2, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_8i32_to_8i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxdq %ymm0, %zmm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_8i32_to_8i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm5
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm1, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm4
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm1[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm3
|
|
; X32-SSE41-NEXT: movdqa %xmm5, %xmm0
|
|
; X32-SSE41-NEXT: movdqa %xmm4, %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%B = sext <8 x i32> %A to <8 x i64>
|
|
ret <8 x i64> %B
|
|
}
|
|
|
|
define <2 x i64> @load_sext_2i1_to_2i64(<2 x i1> *%ptr) {
|
|
; SSE-LABEL: load_sext_2i1_to_2i64:
|
|
; SSE: # %bb.0: # %entry
|
|
; SSE-NEXT: movzbl (%rdi), %eax
|
|
; SSE-NEXT: movq %rax, %rcx
|
|
; SSE-NEXT: shlq $62, %rcx
|
|
; SSE-NEXT: sarq $63, %rcx
|
|
; SSE-NEXT: movq %rcx, %xmm1
|
|
; SSE-NEXT: shlq $63, %rax
|
|
; SSE-NEXT: sarq $63, %rax
|
|
; SSE-NEXT: movq %rax, %xmm0
|
|
; SSE-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSE-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_2i1_to_2i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: movzbl (%rdi), %eax
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $62, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vmovq %rcx, %xmm0
|
|
; AVX1-NEXT: shlq $63, %rax
|
|
; AVX1-NEXT: sarq $63, %rax
|
|
; AVX1-NEXT: vmovq %rax, %xmm1
|
|
; AVX1-NEXT: vpunpcklqdq {{.*#+}} xmm0 = xmm1[0],xmm0[0]
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_2i1_to_2i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: movzbl (%rdi), %eax
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $62, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vmovq %rcx, %xmm0
|
|
; AVX2-NEXT: shlq $63, %rax
|
|
; AVX2-NEXT: sarq $63, %rax
|
|
; AVX2-NEXT: vmovq %rax, %xmm1
|
|
; AVX2-NEXT: vpunpcklqdq {{.*#+}} xmm0 = xmm1[0],xmm0[0]
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: load_sext_2i1_to_2i64:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: movzbl (%rdi), %eax
|
|
; AVX512F-NEXT: kmovw %eax, %k1
|
|
; AVX512F-NEXT: vpternlogq $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512F-NEXT: # kill: def $xmm0 killed $xmm0 killed $zmm0
|
|
; AVX512F-NEXT: vzeroupper
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: load_sext_2i1_to_2i64:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: movzbl (%rdi), %eax
|
|
; AVX512BW-NEXT: kmovd %eax, %k1
|
|
; AVX512BW-NEXT: vpternlogq $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512BW-NEXT: # kill: def $xmm0 killed $xmm0 killed $zmm0
|
|
; AVX512BW-NEXT: vzeroupper
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_2i1_to_2i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: movzbl (%eax), %eax
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $31, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: movd %ecx, %xmm0
|
|
; X32-SSE41-NEXT: pinsrd $1, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: shll $30, %eax
|
|
; X32-SSE41-NEXT: sarl $31, %eax
|
|
; X32-SSE41-NEXT: pinsrd $2, %eax, %xmm0
|
|
; X32-SSE41-NEXT: pinsrd $3, %eax, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <2 x i1>, <2 x i1>* %ptr
|
|
%Y = sext <2 x i1> %X to <2 x i64>
|
|
ret <2 x i64> %Y
|
|
}
|
|
|
|
define <2 x i64> @load_sext_2i8_to_2i64(<2 x i8> *%ptr) {
|
|
; SSE2-LABEL: load_sext_2i8_to_2i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movzwl (%rdi), %eax
|
|
; SSE2-NEXT: movd %eax, %xmm0
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: psrad $24, %xmm0
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_2i8_to_2i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movzwl (%rdi), %eax
|
|
; SSSE3-NEXT: movd %eax, %xmm0
|
|
; SSSE3-NEXT: pshufb {{.*#+}} xmm0 = xmm0[u,u,u,0,u,u,u,1,u,u,u,u,u,u,u,u]
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_2i8_to_2i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbq (%rdi), %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: load_sext_2i8_to_2i64:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxbq (%rdi), %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_2i8_to_2i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbq (%eax), %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <2 x i8>, <2 x i8>* %ptr
|
|
%Y = sext <2 x i8> %X to <2 x i64>
|
|
ret <2 x i64> %Y
|
|
}
|
|
|
|
define <4 x i32> @load_sext_4i1_to_4i32(<4 x i1> *%ptr) {
|
|
; SSE2-LABEL: load_sext_4i1_to_4i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movzbl (%rdi), %eax
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $60, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $61, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $62, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm2
|
|
; SSE2-NEXT: shlq $63, %rax
|
|
; SSE2-NEXT: sarq $63, %rax
|
|
; SSE2-NEXT: movd %eax, %xmm0
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_4i1_to_4i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movzbl (%rdi), %eax
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $60, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $61, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $62, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm2
|
|
; SSSE3-NEXT: shlq $63, %rax
|
|
; SSSE3-NEXT: sarq $63, %rax
|
|
; SSSE3-NEXT: movd %eax, %xmm0
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_4i1_to_4i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: movzbl (%rdi), %eax
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $62, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: movq %rax, %rdx
|
|
; SSE41-NEXT: shlq $63, %rdx
|
|
; SSE41-NEXT: sarq $63, %rdx
|
|
; SSE41-NEXT: movd %edx, %xmm0
|
|
; SSE41-NEXT: pinsrd $1, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $61, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrd $2, %ecx, %xmm0
|
|
; SSE41-NEXT: shlq $60, %rax
|
|
; SSE41-NEXT: sarq $63, %rax
|
|
; SSE41-NEXT: pinsrd $3, %eax, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_4i1_to_4i32:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: movzbl (%rdi), %eax
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $62, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: shlq $63, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vmovd %edx, %xmm0
|
|
; AVX1-NEXT: vpinsrd $1, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $61, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrd $2, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: shlq $60, %rax
|
|
; AVX1-NEXT: sarq $63, %rax
|
|
; AVX1-NEXT: vpinsrd $3, %eax, %xmm0, %xmm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_4i1_to_4i32:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: movzbl (%rdi), %eax
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $62, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: shlq $63, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vmovd %edx, %xmm0
|
|
; AVX2-NEXT: vpinsrd $1, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $61, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrd $2, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: shlq $60, %rax
|
|
; AVX2-NEXT: sarq $63, %rax
|
|
; AVX2-NEXT: vpinsrd $3, %eax, %xmm0, %xmm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: load_sext_4i1_to_4i32:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: movzbl (%rdi), %eax
|
|
; AVX512F-NEXT: kmovw %eax, %k1
|
|
; AVX512F-NEXT: vpternlogd $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512F-NEXT: # kill: def $xmm0 killed $xmm0 killed $zmm0
|
|
; AVX512F-NEXT: vzeroupper
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: load_sext_4i1_to_4i32:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: movzbl (%rdi), %eax
|
|
; AVX512BW-NEXT: kmovd %eax, %k1
|
|
; AVX512BW-NEXT: vpternlogd $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512BW-NEXT: # kill: def $xmm0 killed $xmm0 killed $zmm0
|
|
; AVX512BW-NEXT: vzeroupper
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_4i1_to_4i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: movl (%eax), %eax
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $30, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: movl %eax, %edx
|
|
; X32-SSE41-NEXT: shll $31, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: movd %edx, %xmm0
|
|
; X32-SSE41-NEXT: pinsrd $1, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $29, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrd $2, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: shll $28, %eax
|
|
; X32-SSE41-NEXT: sarl $31, %eax
|
|
; X32-SSE41-NEXT: pinsrd $3, %eax, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <4 x i1>, <4 x i1>* %ptr
|
|
%Y = sext <4 x i1> %X to <4 x i32>
|
|
ret <4 x i32> %Y
|
|
}
|
|
|
|
define <4 x i32> @load_sext_4i8_to_4i32(<4 x i8> *%ptr) {
|
|
; SSE2-LABEL: load_sext_4i8_to_4i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $24, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_4i8_to_4i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_4i8_to_4i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbd (%rdi), %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: load_sext_4i8_to_4i32:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxbd (%rdi), %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_4i8_to_4i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbd (%eax), %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <4 x i8>, <4 x i8>* %ptr
|
|
%Y = sext <4 x i8> %X to <4 x i32>
|
|
ret <4 x i32> %Y
|
|
}
|
|
|
|
define <4 x i64> @load_sext_4i1_to_4i64(<4 x i1> *%ptr) {
|
|
; SSE2-LABEL: load_sext_4i1_to_4i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movl (%rdi), %eax
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $3, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $2, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSE2-NEXT: movd %eax, %xmm2
|
|
; SSE2-NEXT: shrl %eax
|
|
; SSE2-NEXT: movd %eax, %xmm0
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1]
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm2 = xmm2[0],xmm1[0]
|
|
; SSE2-NEXT: pand {{.*}}(%rip), %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm2[0,1,1,3]
|
|
; SSE2-NEXT: psllq $63, %xmm0
|
|
; SSE2-NEXT: psrad $31, %xmm0
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,3,3]
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm2[2,1,3,3]
|
|
; SSE2-NEXT: psllq $63, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm1[1,1,3,3]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_4i1_to_4i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movl (%rdi), %eax
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $3, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $2, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSSE3-NEXT: movd %eax, %xmm2
|
|
; SSSE3-NEXT: shrl %eax
|
|
; SSSE3-NEXT: movd %eax, %xmm0
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1]
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm2 = xmm2[0],xmm1[0]
|
|
; SSSE3-NEXT: pand {{.*}}(%rip), %xmm2
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm0 = xmm2[0,1,1,3]
|
|
; SSSE3-NEXT: psllq $63, %xmm0
|
|
; SSSE3-NEXT: psrad $31, %xmm0
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,3,3]
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm1 = xmm2[2,1,3,3]
|
|
; SSSE3-NEXT: psllq $63, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm1 = xmm1[1,1,3,3]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_4i1_to_4i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: movl (%rdi), %eax
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl %ecx
|
|
; SSE41-NEXT: movd %eax, %xmm1
|
|
; SSE41-NEXT: pinsrd $1, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $2, %ecx
|
|
; SSE41-NEXT: pinsrd $2, %ecx, %xmm1
|
|
; SSE41-NEXT: shrl $3, %eax
|
|
; SSE41-NEXT: pinsrd $3, %eax, %xmm1
|
|
; SSE41-NEXT: pand {{.*}}(%rip), %xmm1
|
|
; SSE41-NEXT: pmovzxdq {{.*#+}} xmm0 = xmm1[0],zero,xmm1[1],zero
|
|
; SSE41-NEXT: psllq $63, %xmm0
|
|
; SSE41-NEXT: psrad $31, %xmm0
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,3,3]
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,2,3,3]
|
|
; SSE41-NEXT: psllq $63, %xmm1
|
|
; SSE41-NEXT: psrad $31, %xmm1
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm1[1,1,3,3]
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_4i1_to_4i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: movzbl (%rdi), %eax
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $62, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: shlq $63, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vmovd %edx, %xmm0
|
|
; AVX1-NEXT: vpinsrd $1, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $61, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrd $2, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: shlq $60, %rax
|
|
; AVX1-NEXT: sarq $63, %rax
|
|
; AVX1-NEXT: vpinsrd $3, %eax, %xmm0, %xmm0
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_4i1_to_4i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: movzbl (%rdi), %eax
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $60, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vmovq %rcx, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $61, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vmovq %rcx, %xmm1
|
|
; AVX2-NEXT: vpunpcklqdq {{.*#+}} xmm0 = xmm1[0],xmm0[0]
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $62, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vmovq %rcx, %xmm1
|
|
; AVX2-NEXT: shlq $63, %rax
|
|
; AVX2-NEXT: sarq $63, %rax
|
|
; AVX2-NEXT: vmovq %rax, %xmm2
|
|
; AVX2-NEXT: vpunpcklqdq {{.*#+}} xmm1 = xmm2[0],xmm1[0]
|
|
; AVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: load_sext_4i1_to_4i64:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: movzbl (%rdi), %eax
|
|
; AVX512F-NEXT: kmovw %eax, %k1
|
|
; AVX512F-NEXT: vpternlogq $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: load_sext_4i1_to_4i64:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: movzbl (%rdi), %eax
|
|
; AVX512BW-NEXT: kmovd %eax, %k1
|
|
; AVX512BW-NEXT: vpternlogq $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_4i1_to_4i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: movzbl (%eax), %eax
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl %ecx
|
|
; X32-SSE41-NEXT: movd %eax, %xmm1
|
|
; X32-SSE41-NEXT: pinsrd $1, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $2, %ecx
|
|
; X32-SSE41-NEXT: pinsrd $2, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: shrl $3, %eax
|
|
; X32-SSE41-NEXT: pinsrd $3, %eax, %xmm1
|
|
; X32-SSE41-NEXT: pand {{\.LCPI.*}}, %xmm1
|
|
; X32-SSE41-NEXT: pmovzxdq {{.*#+}} xmm0 = xmm1[0],zero,xmm1[1],zero
|
|
; X32-SSE41-NEXT: psllq $63, %xmm0
|
|
; X32-SSE41-NEXT: psrad $31, %xmm0
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[1,1,3,3]
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,2,3,3]
|
|
; X32-SSE41-NEXT: psllq $63, %xmm1
|
|
; X32-SSE41-NEXT: psrad $31, %xmm1
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm1[1,1,3,3]
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <4 x i1>, <4 x i1>* %ptr
|
|
%Y = sext <4 x i1> %X to <4 x i64>
|
|
ret <4 x i64> %Y
|
|
}
|
|
|
|
define <4 x i64> @load_sext_4i8_to_4i64(<4 x i8> *%ptr) {
|
|
; SSE2-LABEL: load_sext_4i8_to_4i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movsbq 1(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm1
|
|
; SSE2-NEXT: movsbq (%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm0
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSE2-NEXT: movsbq 3(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm2
|
|
; SSE2-NEXT: movsbq 2(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm1
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_4i8_to_4i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movsbq 1(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm1
|
|
; SSSE3-NEXT: movsbq (%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm0
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSSE3-NEXT: movsbq 3(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm2
|
|
; SSSE3-NEXT: movsbq 2(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm1
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_4i8_to_4i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbq (%rdi), %xmm0
|
|
; SSE41-NEXT: pmovsxbq 2(%rdi), %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_4i8_to_4i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbd (%rdi), %xmm0
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_4i8_to_4i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbq (%rdi), %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: load_sext_4i8_to_4i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbq (%rdi), %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_4i8_to_4i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbq (%eax), %xmm0
|
|
; X32-SSE41-NEXT: pmovsxbq 2(%eax), %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <4 x i8>, <4 x i8>* %ptr
|
|
%Y = sext <4 x i8> %X to <4 x i64>
|
|
ret <4 x i64> %Y
|
|
}
|
|
|
|
define <2 x i64> @load_sext_4i8_to_4i64_extract(<4 x i8> *%ptr) {
|
|
; SSE2-LABEL: load_sext_4i8_to_4i64_extract:
|
|
; SSE2: # %bb.0:
|
|
; SSE2-NEXT: movsbq 3(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm1
|
|
; SSE2-NEXT: movsbq 2(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm0
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_4i8_to_4i64_extract:
|
|
; SSSE3: # %bb.0:
|
|
; SSSE3-NEXT: movsbq 3(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm1
|
|
; SSSE3-NEXT: movsbq 2(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm0
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_4i8_to_4i64_extract:
|
|
; SSE41: # %bb.0:
|
|
; SSE41-NEXT: pmovsxbq 2(%rdi), %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_4i8_to_4i64_extract:
|
|
; AVX1: # %bb.0:
|
|
; AVX1-NEXT: vpmovsxbd (%rdi), %xmm0
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_4i8_to_4i64_extract:
|
|
; AVX2: # %bb.0:
|
|
; AVX2-NEXT: vpmovsxbq (%rdi), %ymm0
|
|
; AVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
; AVX2-NEXT: vzeroupper
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: load_sext_4i8_to_4i64_extract:
|
|
; AVX512: # %bb.0:
|
|
; AVX512-NEXT: vpmovsxbq (%rdi), %ymm0
|
|
; AVX512-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
; AVX512-NEXT: vzeroupper
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_4i8_to_4i64_extract:
|
|
; X32-SSE41: # %bb.0:
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbq 2(%eax), %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
%ld = load <4 x i8>, <4 x i8>* %ptr
|
|
%sext = sext <4 x i8> %ld to <4 x i64>
|
|
%extract = shufflevector <4 x i64> %sext, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
|
|
ret <2 x i64> %extract
|
|
}
|
|
|
|
define <8 x i16> @load_sext_8i1_to_8i16(<8 x i1> *%ptr) {
|
|
; SSE2-LABEL: load_sext_8i1_to_8i16:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movsbq (%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shrq $7, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $57, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm2
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $58, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $59, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $60, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $61, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm2
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: shlq $62, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm3
|
|
; SSE2-NEXT: shlq $63, %rax
|
|
; SSE2-NEXT: sarq $63, %rax
|
|
; SSE2-NEXT: movd %eax, %xmm0
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1],xmm0[2],xmm3[2],xmm0[3],xmm3[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_8i1_to_8i16:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movsbq (%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shrq $7, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $57, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm2
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $58, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $59, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $60, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $61, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm2
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: shlq $62, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm3
|
|
; SSSE3-NEXT: shlq $63, %rax
|
|
; SSSE3-NEXT: sarq $63, %rax
|
|
; SSSE3-NEXT: movd %eax, %xmm0
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1],xmm0[2],xmm3[2],xmm0[3],xmm3[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_8i1_to_8i16:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: movsbq (%rdi), %rax
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $62, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: movq %rax, %rdx
|
|
; SSE41-NEXT: shlq $63, %rdx
|
|
; SSE41-NEXT: sarq $63, %rdx
|
|
; SSE41-NEXT: movd %edx, %xmm0
|
|
; SSE41-NEXT: pinsrw $1, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $61, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrw $2, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $60, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrw $3, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $59, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrw $4, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $58, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrw $5, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $57, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrw $6, %ecx, %xmm0
|
|
; SSE41-NEXT: shrq $7, %rax
|
|
; SSE41-NEXT: pinsrw $7, %eax, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_8i1_to_8i16:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: movsbq (%rdi), %rax
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $62, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: shlq $63, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vmovd %edx, %xmm0
|
|
; AVX1-NEXT: vpinsrw $1, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $61, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrw $2, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $60, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrw $3, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $59, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrw $4, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $58, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrw $5, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $57, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrw $6, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: shrq $7, %rax
|
|
; AVX1-NEXT: vpinsrw $7, %eax, %xmm0, %xmm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_8i1_to_8i16:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: movsbq (%rdi), %rax
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $62, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: shlq $63, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vmovd %edx, %xmm0
|
|
; AVX2-NEXT: vpinsrw $1, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $61, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrw $2, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $60, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrw $3, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $59, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrw $4, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $58, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrw $5, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $57, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrw $6, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: shrq $7, %rax
|
|
; AVX2-NEXT: vpinsrw $7, %eax, %xmm0, %xmm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: load_sext_8i1_to_8i16:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: movzbl (%rdi), %eax
|
|
; AVX512F-NEXT: kmovw %eax, %k1
|
|
; AVX512F-NEXT: vpternlogd $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512F-NEXT: vpmovdw %zmm0, %ymm0
|
|
; AVX512F-NEXT: # kill: def $xmm0 killed $xmm0 killed $ymm0
|
|
; AVX512F-NEXT: vzeroupper
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: load_sext_8i1_to_8i16:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: movzbl (%rdi), %eax
|
|
; AVX512BW-NEXT: kmovd %eax, %k0
|
|
; AVX512BW-NEXT: vpmovm2w %k0, %zmm0
|
|
; AVX512BW-NEXT: # kill: def $xmm0 killed $xmm0 killed $zmm0
|
|
; AVX512BW-NEXT: vzeroupper
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_8i1_to_8i16:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: movsbl (%eax), %eax
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $30, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: movl %eax, %edx
|
|
; X32-SSE41-NEXT: shll $31, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: movd %edx, %xmm0
|
|
; X32-SSE41-NEXT: pinsrw $1, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $29, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $2, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $28, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $3, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $27, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $4, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $26, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $5, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $25, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $6, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: shrl $7, %eax
|
|
; X32-SSE41-NEXT: pinsrw $7, %eax, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <8 x i1>, <8 x i1>* %ptr
|
|
%Y = sext <8 x i1> %X to <8 x i16>
|
|
ret <8 x i16> %Y
|
|
}
|
|
|
|
define <8 x i16> @load_sext_8i8_to_8i16(<8 x i8> *%ptr) {
|
|
; SSE2-LABEL: load_sext_8i8_to_8i16:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psraw $8, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_8i8_to_8i16:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: psraw $8, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_8i8_to_8i16:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbw (%rdi), %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: load_sext_8i8_to_8i16:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxbw (%rdi), %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_8i8_to_8i16:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbw (%eax), %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <8 x i8>, <8 x i8>* %ptr
|
|
%Y = sext <8 x i8> %X to <8 x i16>
|
|
ret <8 x i16> %Y
|
|
}
|
|
|
|
define <8 x i64> @load_sext_8i8_to_8i64(<8 x i8> *%ptr) {
|
|
; SSE2-LABEL: load_sext_8i8_to_8i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movsbq 1(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm1
|
|
; SSE2-NEXT: movsbq (%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm0
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSE2-NEXT: movsbq 3(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm2
|
|
; SSE2-NEXT: movsbq 2(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm1
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
|
|
; SSE2-NEXT: movsbq 5(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm3
|
|
; SSE2-NEXT: movsbq 4(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm2
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm2 = xmm2[0],xmm3[0]
|
|
; SSE2-NEXT: movsbq 7(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm4
|
|
; SSE2-NEXT: movsbq 6(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm3
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm3 = xmm3[0],xmm4[0]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_8i8_to_8i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movsbq 1(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm1
|
|
; SSSE3-NEXT: movsbq (%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm0
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSSE3-NEXT: movsbq 3(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm2
|
|
; SSSE3-NEXT: movsbq 2(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm1
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
|
|
; SSSE3-NEXT: movsbq 5(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm3
|
|
; SSSE3-NEXT: movsbq 4(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm2
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm2 = xmm2[0],xmm3[0]
|
|
; SSSE3-NEXT: movsbq 7(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm4
|
|
; SSSE3-NEXT: movsbq 6(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm3
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm3 = xmm3[0],xmm4[0]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_8i8_to_8i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbq (%rdi), %xmm0
|
|
; SSE41-NEXT: pmovsxbq 2(%rdi), %xmm1
|
|
; SSE41-NEXT: pmovsxbq 4(%rdi), %xmm2
|
|
; SSE41-NEXT: pmovsxbq 6(%rdi), %xmm3
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_8i8_to_8i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbd (%rdi), %xmm0
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: vpmovsxbd 4(%rdi), %xmm1
|
|
; AVX1-NEXT: vpmovsxdq %xmm1, %xmm2
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm1, %xmm1
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm2, %ymm1
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_8i8_to_8i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbq (%rdi), %ymm0
|
|
; AVX2-NEXT: vpmovsxbq 4(%rdi), %ymm1
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: load_sext_8i8_to_8i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbq (%rdi), %zmm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_8i8_to_8i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbq (%eax), %xmm0
|
|
; X32-SSE41-NEXT: pmovsxbq 2(%eax), %xmm1
|
|
; X32-SSE41-NEXT: pmovsxbq 4(%eax), %xmm2
|
|
; X32-SSE41-NEXT: pmovsxbq 6(%eax), %xmm3
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <8 x i8>, <8 x i8>* %ptr
|
|
%Y = sext <8 x i8> %X to <8 x i64>
|
|
ret <8 x i64> %Y
|
|
}
|
|
|
|
define <8 x i32> @load_sext_8i1_to_8i32(<8 x i1> *%ptr) {
|
|
; SSE2-LABEL: load_sext_8i1_to_8i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movzbl (%rdi), %eax
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $7, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $6, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $5, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $4, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm2
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $3, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $2, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm3
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1],xmm3[2],xmm0[2],xmm3[3],xmm0[3]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: shrl %eax
|
|
; SSE2-NEXT: andl $1, %eax
|
|
; SSE2-NEXT: movd %eax, %xmm0
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm0
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: pslld $31, %xmm0
|
|
; SSE2-NEXT: psrad $31, %xmm0
|
|
; SSE2-NEXT: punpckhwd {{.*#+}} xmm1 = xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE2-NEXT: pslld $31, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_8i1_to_8i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movzbl (%rdi), %eax
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $7, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $6, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $5, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $4, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm2
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $3, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $2, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm3
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1],xmm3[2],xmm0[2],xmm3[3],xmm0[3]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: shrl %eax
|
|
; SSSE3-NEXT: andl $1, %eax
|
|
; SSSE3-NEXT: movd %eax, %xmm0
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm0
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: pslld $31, %xmm0
|
|
; SSSE3-NEXT: psrad $31, %xmm0
|
|
; SSSE3-NEXT: punpckhwd {{.*#+}} xmm1 = xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSSE3-NEXT: pslld $31, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_8i1_to_8i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: movzbl (%rdi), %eax
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: movl %eax, %edx
|
|
; SSE41-NEXT: andl $1, %edx
|
|
; SSE41-NEXT: movd %edx, %xmm1
|
|
; SSE41-NEXT: pinsrw $1, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $2, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrw $2, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $3, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrw $3, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $4, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrw $4, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $5, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrw $5, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $6, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrw $6, %ecx, %xmm1
|
|
; SSE41-NEXT: shrl $7, %eax
|
|
; SSE41-NEXT: pinsrw $7, %eax, %xmm1
|
|
; SSE41-NEXT: pmovzxwd {{.*#+}} xmm0 = xmm1[0],zero,xmm1[1],zero,xmm1[2],zero,xmm1[3],zero
|
|
; SSE41-NEXT: pslld $31, %xmm0
|
|
; SSE41-NEXT: psrad $31, %xmm0
|
|
; SSE41-NEXT: punpckhwd {{.*#+}} xmm1 = xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE41-NEXT: pslld $31, %xmm1
|
|
; SSE41-NEXT: psrad $31, %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_8i1_to_8i32:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: movsbq (%rdi), %rax
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $58, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: shlq $59, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vmovd %edx, %xmm0
|
|
; AVX1-NEXT: vpinsrd $1, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $57, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrd $2, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shrq $7, %rcx
|
|
; AVX1-NEXT: vpinsrd $3, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $62, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: shlq $63, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vmovd %edx, %xmm1
|
|
; AVX1-NEXT: vpinsrd $1, %ecx, %xmm1, %xmm1
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $61, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrd $2, %ecx, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $60, %rax
|
|
; AVX1-NEXT: sarq $63, %rax
|
|
; AVX1-NEXT: vpinsrd $3, %eax, %xmm1, %xmm1
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_8i1_to_8i32:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: movsbq (%rdi), %rax
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $58, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: shlq $59, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vmovd %edx, %xmm0
|
|
; AVX2-NEXT: vpinsrd $1, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $57, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrd $2, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shrq $7, %rcx
|
|
; AVX2-NEXT: vpinsrd $3, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $62, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: shlq $63, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vmovd %edx, %xmm1
|
|
; AVX2-NEXT: vpinsrd $1, %ecx, %xmm1, %xmm1
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $61, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrd $2, %ecx, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $60, %rax
|
|
; AVX2-NEXT: sarq $63, %rax
|
|
; AVX2-NEXT: vpinsrd $3, %eax, %xmm1, %xmm1
|
|
; AVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: load_sext_8i1_to_8i32:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: movzbl (%rdi), %eax
|
|
; AVX512F-NEXT: kmovw %eax, %k1
|
|
; AVX512F-NEXT: vpternlogd $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: load_sext_8i1_to_8i32:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: movzbl (%rdi), %eax
|
|
; AVX512BW-NEXT: kmovd %eax, %k1
|
|
; AVX512BW-NEXT: vpternlogd $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_8i1_to_8i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: movzbl (%eax), %eax
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: movl %eax, %edx
|
|
; X32-SSE41-NEXT: andl $1, %edx
|
|
; X32-SSE41-NEXT: movd %edx, %xmm1
|
|
; X32-SSE41-NEXT: pinsrw $1, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $2, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $2, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $3, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $3, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $4, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $4, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $5, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $5, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $6, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrw $6, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: shrl $7, %eax
|
|
; X32-SSE41-NEXT: pinsrw $7, %eax, %xmm1
|
|
; X32-SSE41-NEXT: pmovzxwd {{.*#+}} xmm0 = xmm1[0],zero,xmm1[1],zero,xmm1[2],zero,xmm1[3],zero
|
|
; X32-SSE41-NEXT: pslld $31, %xmm0
|
|
; X32-SSE41-NEXT: psrad $31, %xmm0
|
|
; X32-SSE41-NEXT: punpckhwd {{.*#+}} xmm1 = xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; X32-SSE41-NEXT: pslld $31, %xmm1
|
|
; X32-SSE41-NEXT: psrad $31, %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <8 x i1>, <8 x i1>* %ptr
|
|
%Y = sext <8 x i1> %X to <8 x i32>
|
|
ret <8 x i32> %Y
|
|
}
|
|
|
|
define <8 x i32> @load_sext_8i8_to_8i32(<8 x i8> *%ptr) {
|
|
; SSE2-LABEL: load_sext_8i8_to_8i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $24, %xmm0
|
|
; SSE2-NEXT: movd {{.*#+}} xmm1 = mem[0],zero,zero,zero
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $24, %xmm1
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_8i8_to_8i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: movd {{.*#+}} xmm1 = mem[0],zero,zero,zero
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $24, %xmm1
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_8i8_to_8i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbd (%rdi), %xmm0
|
|
; SSE41-NEXT: pmovsxbd 4(%rdi), %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_8i8_to_8i32:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbw (%rdi), %xmm0
|
|
; AVX1-NEXT: vpmovsxwd %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxwd %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_8i8_to_8i32:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbd (%rdi), %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: load_sext_8i8_to_8i32:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbd (%rdi), %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_8i8_to_8i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbd (%eax), %xmm0
|
|
; X32-SSE41-NEXT: pmovsxbd 4(%eax), %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <8 x i8>, <8 x i8>* %ptr
|
|
%Y = sext <8 x i8> %X to <8 x i32>
|
|
ret <8 x i32> %Y
|
|
}
|
|
|
|
define <16 x i8> @load_sext_16i1_to_16i8(<16 x i1> *%ptr) nounwind readnone {
|
|
; SSE2-LABEL: load_sext_16i1_to_16i8:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: pushq %rbp
|
|
; SSE2-NEXT: pushq %r15
|
|
; SSE2-NEXT: pushq %r14
|
|
; SSE2-NEXT: pushq %r13
|
|
; SSE2-NEXT: pushq %r12
|
|
; SSE2-NEXT: pushq %rbx
|
|
; SSE2-NEXT: movswq (%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %r8
|
|
; SSE2-NEXT: movq %rax, %r9
|
|
; SSE2-NEXT: movq %rax, %r10
|
|
; SSE2-NEXT: movq %rax, %r11
|
|
; SSE2-NEXT: movq %rax, %r14
|
|
; SSE2-NEXT: movq %rax, %r15
|
|
; SSE2-NEXT: movq %rax, %r12
|
|
; SSE2-NEXT: movq %rax, %r13
|
|
; SSE2-NEXT: movq %rax, %rbx
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: movq %rax, %rdx
|
|
; SSE2-NEXT: movq %rax, %rsi
|
|
; SSE2-NEXT: movq %rax, %rdi
|
|
; SSE2-NEXT: movq %rax, %rbp
|
|
; SSE2-NEXT: shrq $15, %rbp
|
|
; SSE2-NEXT: movd %ebp, %xmm0
|
|
; SSE2-NEXT: movq %rax, %rbp
|
|
; SSE2-NEXT: movsbq %al, %rax
|
|
; SSE2-NEXT: shlq $49, %r8
|
|
; SSE2-NEXT: sarq $63, %r8
|
|
; SSE2-NEXT: movd %r8d, %xmm1
|
|
; SSE2-NEXT: shlq $50, %r9
|
|
; SSE2-NEXT: sarq $63, %r9
|
|
; SSE2-NEXT: movd %r9d, %xmm2
|
|
; SSE2-NEXT: shlq $51, %r10
|
|
; SSE2-NEXT: sarq $63, %r10
|
|
; SSE2-NEXT: movd %r10d, %xmm3
|
|
; SSE2-NEXT: shlq $52, %r11
|
|
; SSE2-NEXT: sarq $63, %r11
|
|
; SSE2-NEXT: movd %r11d, %xmm4
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE2-NEXT: shlq $53, %r14
|
|
; SSE2-NEXT: sarq $63, %r14
|
|
; SSE2-NEXT: movd %r14d, %xmm0
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm2[0],xmm3[1],xmm2[1],xmm3[2],xmm2[2],xmm3[3],xmm2[3],xmm3[4],xmm2[4],xmm3[5],xmm2[5],xmm3[6],xmm2[6],xmm3[7],xmm2[7]
|
|
; SSE2-NEXT: shlq $54, %r15
|
|
; SSE2-NEXT: sarq $63, %r15
|
|
; SSE2-NEXT: movd %r15d, %xmm2
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm1[0],xmm3[1],xmm1[1],xmm3[2],xmm1[2],xmm3[3],xmm1[3]
|
|
; SSE2-NEXT: shlq $55, %r12
|
|
; SSE2-NEXT: sarq $63, %r12
|
|
; SSE2-NEXT: movd %r12d, %xmm1
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm4[0],xmm0[1],xmm4[1],xmm0[2],xmm4[2],xmm0[3],xmm4[3],xmm0[4],xmm4[4],xmm0[5],xmm4[5],xmm0[6],xmm4[6],xmm0[7],xmm4[7]
|
|
; SSE2-NEXT: shlq $60, %r13
|
|
; SSE2-NEXT: sarq $63, %r13
|
|
; SSE2-NEXT: movd %r13d, %xmm4
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1],xmm1[2],xmm2[2],xmm1[3],xmm2[3],xmm1[4],xmm2[4],xmm1[5],xmm2[5],xmm1[6],xmm2[6],xmm1[7],xmm2[7]
|
|
; SSE2-NEXT: shlq $61, %rbx
|
|
; SSE2-NEXT: sarq $63, %rbx
|
|
; SSE2-NEXT: movd %ebx, %xmm2
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSE2-NEXT: shlq $62, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm5
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSE2-NEXT: shlq $63, %rdx
|
|
; SSE2-NEXT: sarq $63, %rdx
|
|
; SSE2-NEXT: movd %edx, %xmm0
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm4[0],xmm2[1],xmm4[1],xmm2[2],xmm4[2],xmm2[3],xmm4[3],xmm2[4],xmm4[4],xmm2[5],xmm4[5],xmm2[6],xmm4[6],xmm2[7],xmm4[7]
|
|
; SSE2-NEXT: shlq $58, %rsi
|
|
; SSE2-NEXT: sarq $63, %rsi
|
|
; SSE2-NEXT: movd %esi, %xmm3
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm5[0],xmm0[1],xmm5[1],xmm0[2],xmm5[2],xmm0[3],xmm5[3],xmm0[4],xmm5[4],xmm0[5],xmm5[5],xmm0[6],xmm5[6],xmm0[7],xmm5[7]
|
|
; SSE2-NEXT: shlq $59, %rdi
|
|
; SSE2-NEXT: sarq $63, %rdi
|
|
; SSE2-NEXT: movd %edi, %xmm4
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1],xmm0[2],xmm2[2],xmm0[3],xmm2[3]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm3[0],xmm4[1],xmm3[1],xmm4[2],xmm3[2],xmm4[3],xmm3[3],xmm4[4],xmm3[4],xmm4[5],xmm3[5],xmm4[6],xmm3[6],xmm4[7],xmm3[7]
|
|
; SSE2-NEXT: shlq $57, %rbp
|
|
; SSE2-NEXT: sarq $63, %rbp
|
|
; SSE2-NEXT: movd %ebp, %xmm2
|
|
; SSE2-NEXT: shrq $7, %rax
|
|
; SSE2-NEXT: movd %eax, %xmm3
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1],xmm2[2],xmm3[2],xmm2[3],xmm3[3],xmm2[4],xmm3[4],xmm2[5],xmm3[5],xmm2[6],xmm3[6],xmm2[7],xmm3[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm2[0],xmm4[1],xmm2[1],xmm4[2],xmm2[2],xmm4[3],xmm2[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm4[0],xmm0[1],xmm4[1]
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSE2-NEXT: popq %rbx
|
|
; SSE2-NEXT: popq %r12
|
|
; SSE2-NEXT: popq %r13
|
|
; SSE2-NEXT: popq %r14
|
|
; SSE2-NEXT: popq %r15
|
|
; SSE2-NEXT: popq %rbp
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_16i1_to_16i8:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: pushq %rbp
|
|
; SSSE3-NEXT: pushq %r15
|
|
; SSSE3-NEXT: pushq %r14
|
|
; SSSE3-NEXT: pushq %r13
|
|
; SSSE3-NEXT: pushq %r12
|
|
; SSSE3-NEXT: pushq %rbx
|
|
; SSSE3-NEXT: movswq (%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %r8
|
|
; SSSE3-NEXT: movq %rax, %r9
|
|
; SSSE3-NEXT: movq %rax, %r10
|
|
; SSSE3-NEXT: movq %rax, %r11
|
|
; SSSE3-NEXT: movq %rax, %r14
|
|
; SSSE3-NEXT: movq %rax, %r15
|
|
; SSSE3-NEXT: movq %rax, %r12
|
|
; SSSE3-NEXT: movq %rax, %r13
|
|
; SSSE3-NEXT: movq %rax, %rbx
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: movq %rax, %rdx
|
|
; SSSE3-NEXT: movq %rax, %rsi
|
|
; SSSE3-NEXT: movq %rax, %rdi
|
|
; SSSE3-NEXT: movq %rax, %rbp
|
|
; SSSE3-NEXT: shrq $15, %rbp
|
|
; SSSE3-NEXT: movd %ebp, %xmm0
|
|
; SSSE3-NEXT: movq %rax, %rbp
|
|
; SSSE3-NEXT: movsbq %al, %rax
|
|
; SSSE3-NEXT: shlq $49, %r8
|
|
; SSSE3-NEXT: sarq $63, %r8
|
|
; SSSE3-NEXT: movd %r8d, %xmm1
|
|
; SSSE3-NEXT: shlq $50, %r9
|
|
; SSSE3-NEXT: sarq $63, %r9
|
|
; SSSE3-NEXT: movd %r9d, %xmm2
|
|
; SSSE3-NEXT: shlq $51, %r10
|
|
; SSSE3-NEXT: sarq $63, %r10
|
|
; SSSE3-NEXT: movd %r10d, %xmm3
|
|
; SSSE3-NEXT: shlq $52, %r11
|
|
; SSSE3-NEXT: sarq $63, %r11
|
|
; SSSE3-NEXT: movd %r11d, %xmm4
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSSE3-NEXT: shlq $53, %r14
|
|
; SSSE3-NEXT: sarq $63, %r14
|
|
; SSSE3-NEXT: movd %r14d, %xmm0
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm2[0],xmm3[1],xmm2[1],xmm3[2],xmm2[2],xmm3[3],xmm2[3],xmm3[4],xmm2[4],xmm3[5],xmm2[5],xmm3[6],xmm2[6],xmm3[7],xmm2[7]
|
|
; SSSE3-NEXT: shlq $54, %r15
|
|
; SSSE3-NEXT: sarq $63, %r15
|
|
; SSSE3-NEXT: movd %r15d, %xmm2
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm1[0],xmm3[1],xmm1[1],xmm3[2],xmm1[2],xmm3[3],xmm1[3]
|
|
; SSSE3-NEXT: shlq $55, %r12
|
|
; SSSE3-NEXT: sarq $63, %r12
|
|
; SSSE3-NEXT: movd %r12d, %xmm1
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm4[0],xmm0[1],xmm4[1],xmm0[2],xmm4[2],xmm0[3],xmm4[3],xmm0[4],xmm4[4],xmm0[5],xmm4[5],xmm0[6],xmm4[6],xmm0[7],xmm4[7]
|
|
; SSSE3-NEXT: shlq $60, %r13
|
|
; SSSE3-NEXT: sarq $63, %r13
|
|
; SSSE3-NEXT: movd %r13d, %xmm4
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1],xmm1[2],xmm2[2],xmm1[3],xmm2[3],xmm1[4],xmm2[4],xmm1[5],xmm2[5],xmm1[6],xmm2[6],xmm1[7],xmm2[7]
|
|
; SSSE3-NEXT: shlq $61, %rbx
|
|
; SSSE3-NEXT: sarq $63, %rbx
|
|
; SSSE3-NEXT: movd %ebx, %xmm2
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
|
|
; SSSE3-NEXT: shlq $62, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm5
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSSE3-NEXT: shlq $63, %rdx
|
|
; SSSE3-NEXT: sarq $63, %rdx
|
|
; SSSE3-NEXT: movd %edx, %xmm0
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm4[0],xmm2[1],xmm4[1],xmm2[2],xmm4[2],xmm2[3],xmm4[3],xmm2[4],xmm4[4],xmm2[5],xmm4[5],xmm2[6],xmm4[6],xmm2[7],xmm4[7]
|
|
; SSSE3-NEXT: shlq $58, %rsi
|
|
; SSSE3-NEXT: sarq $63, %rsi
|
|
; SSSE3-NEXT: movd %esi, %xmm3
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm5[0],xmm0[1],xmm5[1],xmm0[2],xmm5[2],xmm0[3],xmm5[3],xmm0[4],xmm5[4],xmm0[5],xmm5[5],xmm0[6],xmm5[6],xmm0[7],xmm5[7]
|
|
; SSSE3-NEXT: shlq $59, %rdi
|
|
; SSSE3-NEXT: sarq $63, %rdi
|
|
; SSSE3-NEXT: movd %edi, %xmm4
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1],xmm0[2],xmm2[2],xmm0[3],xmm2[3]
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm3[0],xmm4[1],xmm3[1],xmm4[2],xmm3[2],xmm4[3],xmm3[3],xmm4[4],xmm3[4],xmm4[5],xmm3[5],xmm4[6],xmm3[6],xmm4[7],xmm3[7]
|
|
; SSSE3-NEXT: shlq $57, %rbp
|
|
; SSSE3-NEXT: sarq $63, %rbp
|
|
; SSSE3-NEXT: movd %ebp, %xmm2
|
|
; SSSE3-NEXT: shrq $7, %rax
|
|
; SSSE3-NEXT: movd %eax, %xmm3
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1],xmm2[2],xmm3[2],xmm2[3],xmm3[3],xmm2[4],xmm3[4],xmm2[5],xmm3[5],xmm2[6],xmm3[6],xmm2[7],xmm3[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm2[0],xmm4[1],xmm2[1],xmm4[2],xmm2[2],xmm4[3],xmm2[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm4[0],xmm0[1],xmm4[1]
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSSE3-NEXT: popq %rbx
|
|
; SSSE3-NEXT: popq %r12
|
|
; SSSE3-NEXT: popq %r13
|
|
; SSSE3-NEXT: popq %r14
|
|
; SSSE3-NEXT: popq %r15
|
|
; SSSE3-NEXT: popq %rbp
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_16i1_to_16i8:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: movswq (%rdi), %rax
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $62, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: movq %rax, %rdx
|
|
; SSE41-NEXT: shlq $63, %rdx
|
|
; SSE41-NEXT: sarq $63, %rdx
|
|
; SSE41-NEXT: movd %edx, %xmm0
|
|
; SSE41-NEXT: pinsrb $1, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $61, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $2, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $60, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $3, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $59, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $4, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $58, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $5, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $57, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $6, %ecx, %xmm0
|
|
; SSE41-NEXT: movsbq %al, %rcx
|
|
; SSE41-NEXT: shrq $7, %rcx
|
|
; SSE41-NEXT: pinsrb $7, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $55, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $8, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $54, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $9, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $53, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $10, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $52, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $11, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $51, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $12, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $50, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $13, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $49, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $14, %ecx, %xmm0
|
|
; SSE41-NEXT: shrq $15, %rax
|
|
; SSE41-NEXT: pinsrb $15, %eax, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_16i1_to_16i8:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: movswq (%rdi), %rax
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $62, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: shlq $63, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vmovd %edx, %xmm0
|
|
; AVX1-NEXT: vpinsrb $1, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $61, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $2, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $60, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $3, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $59, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $4, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $58, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $5, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $57, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $6, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movsbq %al, %rcx
|
|
; AVX1-NEXT: shrq $7, %rcx
|
|
; AVX1-NEXT: vpinsrb $7, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $55, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $8, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $54, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $9, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $53, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $10, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $52, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $11, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $51, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $12, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $50, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $13, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $49, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $14, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: shrq $15, %rax
|
|
; AVX1-NEXT: vpinsrb $15, %eax, %xmm0, %xmm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_16i1_to_16i8:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: movswq (%rdi), %rax
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $62, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: shlq $63, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vmovd %edx, %xmm0
|
|
; AVX2-NEXT: vpinsrb $1, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $61, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $2, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $60, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $3, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $59, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $4, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $58, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $5, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $57, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $6, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movsbq %al, %rcx
|
|
; AVX2-NEXT: shrq $7, %rcx
|
|
; AVX2-NEXT: vpinsrb $7, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $55, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $8, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $54, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $9, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $53, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $10, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $52, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $11, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $51, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $12, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $50, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $13, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $49, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $14, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: shrq $15, %rax
|
|
; AVX2-NEXT: vpinsrb $15, %eax, %xmm0, %xmm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: load_sext_16i1_to_16i8:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: kmovw (%rdi), %k1
|
|
; AVX512F-NEXT: vpternlogd $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512F-NEXT: vpmovdb %zmm0, %xmm0
|
|
; AVX512F-NEXT: vzeroupper
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: load_sext_16i1_to_16i8:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: kmovw (%rdi), %k0
|
|
; AVX512BW-NEXT: vpmovm2b %k0, %zmm0
|
|
; AVX512BW-NEXT: # kill: def $xmm0 killed $xmm0 killed $zmm0
|
|
; AVX512BW-NEXT: vzeroupper
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_16i1_to_16i8:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: movswl (%eax), %eax
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $30, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: movl %eax, %edx
|
|
; X32-SSE41-NEXT: shll $31, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: movd %edx, %xmm0
|
|
; X32-SSE41-NEXT: pinsrb $1, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $29, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $2, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $28, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $3, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $27, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $4, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $26, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $5, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $25, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $6, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movsbl %al, %ecx
|
|
; X32-SSE41-NEXT: shrl $7, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $7, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $23, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $8, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $22, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $9, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $21, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $10, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $20, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $11, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $19, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $12, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $18, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $13, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $17, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $14, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: shrl $15, %eax
|
|
; X32-SSE41-NEXT: pinsrb $15, %eax, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <16 x i1>, <16 x i1>* %ptr
|
|
%Y = sext <16 x i1> %X to <16 x i8>
|
|
ret <16 x i8> %Y
|
|
}
|
|
|
|
define <16 x i16> @load_sext_16i1_to_16i16(<16 x i1> *%ptr) {
|
|
; SSE2-LABEL: load_sext_16i1_to_16i16:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movzwl (%rdi), %eax
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $15, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $14, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $13, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $12, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm2
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $11, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $10, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $9, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm3
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $8, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1],xmm0[2],xmm3[2],xmm0[3],xmm3[3],xmm0[4],xmm3[4],xmm0[5],xmm3[5],xmm0[6],xmm3[6],xmm0[7],xmm3[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1],xmm0[2],xmm1[2],xmm0[3],xmm1[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $7, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $6, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm2
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3],xmm2[4],xmm1[4],xmm2[5],xmm1[5],xmm2[6],xmm1[6],xmm2[7],xmm1[7]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $5, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $4, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm3
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm1[0],xmm3[1],xmm1[1],xmm3[2],xmm1[2],xmm3[3],xmm1[3],xmm3[4],xmm1[4],xmm3[5],xmm1[5],xmm3[6],xmm1[6],xmm3[7],xmm1[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm2[0],xmm3[1],xmm2[1],xmm3[2],xmm2[2],xmm3[3],xmm2[3]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $3, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: shrl $2, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm2
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3],xmm2[4],xmm1[4],xmm2[5],xmm1[5],xmm2[6],xmm1[6],xmm2[7],xmm1[7]
|
|
; SSE2-NEXT: movl %eax, %ecx
|
|
; SSE2-NEXT: andl $1, %ecx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: shrl %eax
|
|
; SSE2-NEXT: andl $1, %eax
|
|
; SSE2-NEXT: movd %eax, %xmm4
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm4[0],xmm1[1],xmm4[1],xmm1[2],xmm4[2],xmm1[3],xmm4[3],xmm1[4],xmm4[4],xmm1[5],xmm4[5],xmm1[6],xmm4[6],xmm1[7],xmm4[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1],xmm1[2],xmm2[2],xmm1[3],xmm2[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm0[0]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm0
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psllw $15, %xmm0
|
|
; SSE2-NEXT: psraw $15, %xmm0
|
|
; SSE2-NEXT: punpckhbw {{.*#+}} xmm1 = xmm1[8],xmm0[8],xmm1[9],xmm0[9],xmm1[10],xmm0[10],xmm1[11],xmm0[11],xmm1[12],xmm0[12],xmm1[13],xmm0[13],xmm1[14],xmm0[14],xmm1[15],xmm0[15]
|
|
; SSE2-NEXT: psllw $15, %xmm1
|
|
; SSE2-NEXT: psraw $15, %xmm1
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_16i1_to_16i16:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movzwl (%rdi), %eax
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $15, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $14, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $13, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $12, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm2
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $11, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $10, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $9, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm3
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $8, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1],xmm0[2],xmm3[2],xmm0[3],xmm3[3],xmm0[4],xmm3[4],xmm0[5],xmm3[5],xmm0[6],xmm3[6],xmm0[7],xmm3[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1],xmm0[2],xmm1[2],xmm0[3],xmm1[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $7, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $6, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm2
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3],xmm2[4],xmm1[4],xmm2[5],xmm1[5],xmm2[6],xmm1[6],xmm2[7],xmm1[7]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $5, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $4, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm3
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm1[0],xmm3[1],xmm1[1],xmm3[2],xmm1[2],xmm3[3],xmm1[3],xmm3[4],xmm1[4],xmm3[5],xmm1[5],xmm3[6],xmm1[6],xmm3[7],xmm1[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm2[0],xmm3[1],xmm2[1],xmm3[2],xmm2[2],xmm3[3],xmm2[3]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $3, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: shrl $2, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm2
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3],xmm2[4],xmm1[4],xmm2[5],xmm1[5],xmm2[6],xmm1[6],xmm2[7],xmm1[7]
|
|
; SSSE3-NEXT: movl %eax, %ecx
|
|
; SSSE3-NEXT: andl $1, %ecx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: shrl %eax
|
|
; SSSE3-NEXT: andl $1, %eax
|
|
; SSSE3-NEXT: movd %eax, %xmm4
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm4[0],xmm1[1],xmm4[1],xmm1[2],xmm4[2],xmm1[3],xmm4[3],xmm1[4],xmm4[4],xmm1[5],xmm4[5],xmm1[6],xmm4[6],xmm1[7],xmm4[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1],xmm1[2],xmm2[2],xmm1[3],xmm2[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1]
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm0[0]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm0
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: psllw $15, %xmm0
|
|
; SSSE3-NEXT: psraw $15, %xmm0
|
|
; SSSE3-NEXT: punpckhbw {{.*#+}} xmm1 = xmm1[8],xmm0[8],xmm1[9],xmm0[9],xmm1[10],xmm0[10],xmm1[11],xmm0[11],xmm1[12],xmm0[12],xmm1[13],xmm0[13],xmm1[14],xmm0[14],xmm1[15],xmm0[15]
|
|
; SSSE3-NEXT: psllw $15, %xmm1
|
|
; SSSE3-NEXT: psraw $15, %xmm1
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_16i1_to_16i16:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: movzwl (%rdi), %eax
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: movl %eax, %edx
|
|
; SSE41-NEXT: andl $1, %edx
|
|
; SSE41-NEXT: movd %edx, %xmm1
|
|
; SSE41-NEXT: pinsrb $1, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $2, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $2, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $3, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $3, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $4, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $4, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $5, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $5, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $6, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $6, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $7, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $7, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $8, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $8, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $9, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $9, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $10, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $10, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $11, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $11, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $12, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $12, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $13, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $13, %ecx, %xmm1
|
|
; SSE41-NEXT: movl %eax, %ecx
|
|
; SSE41-NEXT: shrl $14, %ecx
|
|
; SSE41-NEXT: andl $1, %ecx
|
|
; SSE41-NEXT: pinsrb $14, %ecx, %xmm1
|
|
; SSE41-NEXT: shrl $15, %eax
|
|
; SSE41-NEXT: pinsrb $15, %eax, %xmm1
|
|
; SSE41-NEXT: pmovzxbw {{.*#+}} xmm0 = xmm1[0],zero,xmm1[1],zero,xmm1[2],zero,xmm1[3],zero,xmm1[4],zero,xmm1[5],zero,xmm1[6],zero,xmm1[7],zero
|
|
; SSE41-NEXT: psllw $15, %xmm0
|
|
; SSE41-NEXT: psraw $15, %xmm0
|
|
; SSE41-NEXT: punpckhbw {{.*#+}} xmm1 = xmm1[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15]
|
|
; SSE41-NEXT: psllw $15, %xmm1
|
|
; SSE41-NEXT: psraw $15, %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_16i1_to_16i16:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: pushq %rbp
|
|
; AVX1-NEXT: .cfi_def_cfa_offset 16
|
|
; AVX1-NEXT: pushq %r15
|
|
; AVX1-NEXT: .cfi_def_cfa_offset 24
|
|
; AVX1-NEXT: pushq %r14
|
|
; AVX1-NEXT: .cfi_def_cfa_offset 32
|
|
; AVX1-NEXT: pushq %r13
|
|
; AVX1-NEXT: .cfi_def_cfa_offset 40
|
|
; AVX1-NEXT: pushq %r12
|
|
; AVX1-NEXT: .cfi_def_cfa_offset 48
|
|
; AVX1-NEXT: pushq %rbx
|
|
; AVX1-NEXT: .cfi_def_cfa_offset 56
|
|
; AVX1-NEXT: .cfi_offset %rbx, -56
|
|
; AVX1-NEXT: .cfi_offset %r12, -48
|
|
; AVX1-NEXT: .cfi_offset %r13, -40
|
|
; AVX1-NEXT: .cfi_offset %r14, -32
|
|
; AVX1-NEXT: .cfi_offset %r15, -24
|
|
; AVX1-NEXT: .cfi_offset %rbp, -16
|
|
; AVX1-NEXT: movswq (%rdi), %rax
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $55, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vmovd %ecx, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r8
|
|
; AVX1-NEXT: movq %rax, %r10
|
|
; AVX1-NEXT: movq %rax, %r11
|
|
; AVX1-NEXT: movq %rax, %r14
|
|
; AVX1-NEXT: movq %rax, %r15
|
|
; AVX1-NEXT: movq %rax, %r9
|
|
; AVX1-NEXT: movq %rax, %r12
|
|
; AVX1-NEXT: movq %rax, %r13
|
|
; AVX1-NEXT: movq %rax, %rbx
|
|
; AVX1-NEXT: movq %rax, %rdi
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: movq %rax, %rsi
|
|
; AVX1-NEXT: movsbq %al, %rbp
|
|
; AVX1-NEXT: shlq $54, %rax
|
|
; AVX1-NEXT: sarq $63, %rax
|
|
; AVX1-NEXT: vpinsrw $1, %eax, %xmm0, %xmm0
|
|
; AVX1-NEXT: shlq $53, %r8
|
|
; AVX1-NEXT: sarq $63, %r8
|
|
; AVX1-NEXT: vpinsrw $2, %r8d, %xmm0, %xmm0
|
|
; AVX1-NEXT: shlq $52, %r10
|
|
; AVX1-NEXT: sarq $63, %r10
|
|
; AVX1-NEXT: vpinsrw $3, %r10d, %xmm0, %xmm0
|
|
; AVX1-NEXT: shlq $51, %r11
|
|
; AVX1-NEXT: sarq $63, %r11
|
|
; AVX1-NEXT: vpinsrw $4, %r11d, %xmm0, %xmm0
|
|
; AVX1-NEXT: shlq $50, %r14
|
|
; AVX1-NEXT: sarq $63, %r14
|
|
; AVX1-NEXT: vpinsrw $5, %r14d, %xmm0, %xmm0
|
|
; AVX1-NEXT: shlq $49, %r15
|
|
; AVX1-NEXT: sarq $63, %r15
|
|
; AVX1-NEXT: vpinsrw $6, %r15d, %xmm0, %xmm0
|
|
; AVX1-NEXT: shrq $15, %r9
|
|
; AVX1-NEXT: vpinsrw $7, %r9d, %xmm0, %xmm0
|
|
; AVX1-NEXT: shlq $63, %r13
|
|
; AVX1-NEXT: sarq $63, %r13
|
|
; AVX1-NEXT: vmovd %r13d, %xmm1
|
|
; AVX1-NEXT: shlq $62, %r12
|
|
; AVX1-NEXT: sarq $63, %r12
|
|
; AVX1-NEXT: vpinsrw $1, %r12d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $61, %rbx
|
|
; AVX1-NEXT: sarq $63, %rbx
|
|
; AVX1-NEXT: vpinsrw $2, %ebx, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $60, %rdi
|
|
; AVX1-NEXT: sarq $63, %rdi
|
|
; AVX1-NEXT: vpinsrw $3, %edi, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $59, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrw $4, %ecx, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $58, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vpinsrw $5, %edx, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $57, %rsi
|
|
; AVX1-NEXT: sarq $63, %rsi
|
|
; AVX1-NEXT: vpinsrw $6, %esi, %xmm1, %xmm1
|
|
; AVX1-NEXT: shrq $7, %rbp
|
|
; AVX1-NEXT: vpinsrw $7, %ebp, %xmm1, %xmm1
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: popq %rbx
|
|
; AVX1-NEXT: popq %r12
|
|
; AVX1-NEXT: popq %r13
|
|
; AVX1-NEXT: popq %r14
|
|
; AVX1-NEXT: popq %r15
|
|
; AVX1-NEXT: popq %rbp
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_16i1_to_16i16:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: pushq %rbp
|
|
; AVX2-NEXT: .cfi_def_cfa_offset 16
|
|
; AVX2-NEXT: pushq %r15
|
|
; AVX2-NEXT: .cfi_def_cfa_offset 24
|
|
; AVX2-NEXT: pushq %r14
|
|
; AVX2-NEXT: .cfi_def_cfa_offset 32
|
|
; AVX2-NEXT: pushq %r13
|
|
; AVX2-NEXT: .cfi_def_cfa_offset 40
|
|
; AVX2-NEXT: pushq %r12
|
|
; AVX2-NEXT: .cfi_def_cfa_offset 48
|
|
; AVX2-NEXT: pushq %rbx
|
|
; AVX2-NEXT: .cfi_def_cfa_offset 56
|
|
; AVX2-NEXT: .cfi_offset %rbx, -56
|
|
; AVX2-NEXT: .cfi_offset %r12, -48
|
|
; AVX2-NEXT: .cfi_offset %r13, -40
|
|
; AVX2-NEXT: .cfi_offset %r14, -32
|
|
; AVX2-NEXT: .cfi_offset %r15, -24
|
|
; AVX2-NEXT: .cfi_offset %rbp, -16
|
|
; AVX2-NEXT: movswq (%rdi), %rax
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $55, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vmovd %ecx, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r8
|
|
; AVX2-NEXT: movq %rax, %r10
|
|
; AVX2-NEXT: movq %rax, %r11
|
|
; AVX2-NEXT: movq %rax, %r14
|
|
; AVX2-NEXT: movq %rax, %r15
|
|
; AVX2-NEXT: movq %rax, %r9
|
|
; AVX2-NEXT: movq %rax, %r12
|
|
; AVX2-NEXT: movq %rax, %r13
|
|
; AVX2-NEXT: movq %rax, %rbx
|
|
; AVX2-NEXT: movq %rax, %rdi
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: movq %rax, %rsi
|
|
; AVX2-NEXT: movsbq %al, %rbp
|
|
; AVX2-NEXT: shlq $54, %rax
|
|
; AVX2-NEXT: sarq $63, %rax
|
|
; AVX2-NEXT: vpinsrw $1, %eax, %xmm0, %xmm0
|
|
; AVX2-NEXT: shlq $53, %r8
|
|
; AVX2-NEXT: sarq $63, %r8
|
|
; AVX2-NEXT: vpinsrw $2, %r8d, %xmm0, %xmm0
|
|
; AVX2-NEXT: shlq $52, %r10
|
|
; AVX2-NEXT: sarq $63, %r10
|
|
; AVX2-NEXT: vpinsrw $3, %r10d, %xmm0, %xmm0
|
|
; AVX2-NEXT: shlq $51, %r11
|
|
; AVX2-NEXT: sarq $63, %r11
|
|
; AVX2-NEXT: vpinsrw $4, %r11d, %xmm0, %xmm0
|
|
; AVX2-NEXT: shlq $50, %r14
|
|
; AVX2-NEXT: sarq $63, %r14
|
|
; AVX2-NEXT: vpinsrw $5, %r14d, %xmm0, %xmm0
|
|
; AVX2-NEXT: shlq $49, %r15
|
|
; AVX2-NEXT: sarq $63, %r15
|
|
; AVX2-NEXT: vpinsrw $6, %r15d, %xmm0, %xmm0
|
|
; AVX2-NEXT: shrq $15, %r9
|
|
; AVX2-NEXT: vpinsrw $7, %r9d, %xmm0, %xmm0
|
|
; AVX2-NEXT: shlq $63, %r13
|
|
; AVX2-NEXT: sarq $63, %r13
|
|
; AVX2-NEXT: vmovd %r13d, %xmm1
|
|
; AVX2-NEXT: shlq $62, %r12
|
|
; AVX2-NEXT: sarq $63, %r12
|
|
; AVX2-NEXT: vpinsrw $1, %r12d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $61, %rbx
|
|
; AVX2-NEXT: sarq $63, %rbx
|
|
; AVX2-NEXT: vpinsrw $2, %ebx, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $60, %rdi
|
|
; AVX2-NEXT: sarq $63, %rdi
|
|
; AVX2-NEXT: vpinsrw $3, %edi, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $59, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrw $4, %ecx, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $58, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vpinsrw $5, %edx, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $57, %rsi
|
|
; AVX2-NEXT: sarq $63, %rsi
|
|
; AVX2-NEXT: vpinsrw $6, %esi, %xmm1, %xmm1
|
|
; AVX2-NEXT: shrq $7, %rbp
|
|
; AVX2-NEXT: vpinsrw $7, %ebp, %xmm1, %xmm1
|
|
; AVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX2-NEXT: popq %rbx
|
|
; AVX2-NEXT: popq %r12
|
|
; AVX2-NEXT: popq %r13
|
|
; AVX2-NEXT: popq %r14
|
|
; AVX2-NEXT: popq %r15
|
|
; AVX2-NEXT: popq %rbp
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: load_sext_16i1_to_16i16:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: kmovw (%rdi), %k1
|
|
; AVX512F-NEXT: vpternlogd $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512F-NEXT: vpmovdw %zmm0, %ymm0
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: load_sext_16i1_to_16i16:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: kmovw (%rdi), %k0
|
|
; AVX512BW-NEXT: vpmovm2w %k0, %zmm0
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_16i1_to_16i16:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: movzwl (%eax), %eax
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: movl %eax, %edx
|
|
; X32-SSE41-NEXT: andl $1, %edx
|
|
; X32-SSE41-NEXT: movd %edx, %xmm1
|
|
; X32-SSE41-NEXT: pinsrb $1, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $2, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $2, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $3, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $3, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $4, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $4, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $5, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $5, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $6, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $6, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $7, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $7, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $8, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $8, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $9, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $9, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $10, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $10, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $11, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $11, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $12, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $12, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $13, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $13, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shrl $14, %ecx
|
|
; X32-SSE41-NEXT: andl $1, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $14, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: shrl $15, %eax
|
|
; X32-SSE41-NEXT: pinsrb $15, %eax, %xmm1
|
|
; X32-SSE41-NEXT: pmovzxbw {{.*#+}} xmm0 = xmm1[0],zero,xmm1[1],zero,xmm1[2],zero,xmm1[3],zero,xmm1[4],zero,xmm1[5],zero,xmm1[6],zero,xmm1[7],zero
|
|
; X32-SSE41-NEXT: psllw $15, %xmm0
|
|
; X32-SSE41-NEXT: psraw $15, %xmm0
|
|
; X32-SSE41-NEXT: punpckhbw {{.*#+}} xmm1 = xmm1[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15]
|
|
; X32-SSE41-NEXT: psllw $15, %xmm1
|
|
; X32-SSE41-NEXT: psraw $15, %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <16 x i1>, <16 x i1>* %ptr
|
|
%Y = sext <16 x i1> %X to <16 x i16>
|
|
ret <16 x i16> %Y
|
|
}
|
|
|
|
define <32 x i8> @load_sext_32i1_to_32i8(<32 x i1> *%ptr) nounwind readnone {
|
|
; SSE2-LABEL: load_sext_32i1_to_32i8:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: pushq %rbp
|
|
; SSE2-NEXT: pushq %r15
|
|
; SSE2-NEXT: pushq %r14
|
|
; SSE2-NEXT: pushq %r13
|
|
; SSE2-NEXT: pushq %r12
|
|
; SSE2-NEXT: pushq %rbx
|
|
; SSE2-NEXT: movswq (%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %r10
|
|
; SSE2-NEXT: movq %rax, %r8
|
|
; SSE2-NEXT: movq %rax, %r9
|
|
; SSE2-NEXT: movq %rax, %r11
|
|
; SSE2-NEXT: movq %rax, %r14
|
|
; SSE2-NEXT: movq %rax, %r15
|
|
; SSE2-NEXT: movq %rax, %r12
|
|
; SSE2-NEXT: movq %rax, %r13
|
|
; SSE2-NEXT: movq %rax, %rdx
|
|
; SSE2-NEXT: movq %rax, %rsi
|
|
; SSE2-NEXT: movq %rax, %rcx
|
|
; SSE2-NEXT: movq %rax, %rbp
|
|
; SSE2-NEXT: movq %rax, %rbx
|
|
; SSE2-NEXT: shrq $15, %rbx
|
|
; SSE2-NEXT: movd %ebx, %xmm0
|
|
; SSE2-NEXT: movq %rax, %rbx
|
|
; SSE2-NEXT: shlq $49, %r10
|
|
; SSE2-NEXT: sarq $63, %r10
|
|
; SSE2-NEXT: movd %r10d, %xmm15
|
|
; SSE2-NEXT: movq %rax, %r10
|
|
; SSE2-NEXT: movsbq %al, %rax
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm15 = xmm15[0],xmm0[0],xmm15[1],xmm0[1],xmm15[2],xmm0[2],xmm15[3],xmm0[3],xmm15[4],xmm0[4],xmm15[5],xmm0[5],xmm15[6],xmm0[6],xmm15[7],xmm0[7]
|
|
; SSE2-NEXT: shlq $50, %r8
|
|
; SSE2-NEXT: sarq $63, %r8
|
|
; SSE2-NEXT: movd %r8d, %xmm8
|
|
; SSE2-NEXT: shlq $51, %r9
|
|
; SSE2-NEXT: sarq $63, %r9
|
|
; SSE2-NEXT: movd %r9d, %xmm3
|
|
; SSE2-NEXT: shlq $52, %r11
|
|
; SSE2-NEXT: sarq $63, %r11
|
|
; SSE2-NEXT: movd %r11d, %xmm9
|
|
; SSE2-NEXT: shlq $53, %r14
|
|
; SSE2-NEXT: sarq $63, %r14
|
|
; SSE2-NEXT: movd %r14d, %xmm6
|
|
; SSE2-NEXT: shlq $54, %r15
|
|
; SSE2-NEXT: sarq $63, %r15
|
|
; SSE2-NEXT: movd %r15d, %xmm10
|
|
; SSE2-NEXT: shlq $55, %r12
|
|
; SSE2-NEXT: sarq $63, %r12
|
|
; SSE2-NEXT: movd %r12d, %xmm2
|
|
; SSE2-NEXT: shlq $60, %r13
|
|
; SSE2-NEXT: sarq $63, %r13
|
|
; SSE2-NEXT: movd %r13d, %xmm11
|
|
; SSE2-NEXT: shlq $61, %rdx
|
|
; SSE2-NEXT: sarq $63, %rdx
|
|
; SSE2-NEXT: movd %edx, %xmm5
|
|
; SSE2-NEXT: shlq $62, %rsi
|
|
; SSE2-NEXT: sarq $63, %rsi
|
|
; SSE2-NEXT: movd %esi, %xmm12
|
|
; SSE2-NEXT: shlq $63, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm0
|
|
; SSE2-NEXT: shlq $58, %rbp
|
|
; SSE2-NEXT: sarq $63, %rbp
|
|
; SSE2-NEXT: movd %ebp, %xmm13
|
|
; SSE2-NEXT: shlq $59, %rbx
|
|
; SSE2-NEXT: sarq $63, %rbx
|
|
; SSE2-NEXT: movd %ebx, %xmm7
|
|
; SSE2-NEXT: shlq $57, %r10
|
|
; SSE2-NEXT: sarq $63, %r10
|
|
; SSE2-NEXT: movd %r10d, %xmm4
|
|
; SSE2-NEXT: shrq $7, %rax
|
|
; SSE2-NEXT: movd %eax, %xmm14
|
|
; SSE2-NEXT: movswq 2(%rdi), %rsi
|
|
; SSE2-NEXT: movq %rsi, %r8
|
|
; SSE2-NEXT: movq %rsi, %r9
|
|
; SSE2-NEXT: movq %rsi, %r10
|
|
; SSE2-NEXT: movq %rsi, %r11
|
|
; SSE2-NEXT: movq %rsi, %r14
|
|
; SSE2-NEXT: movq %rsi, %r15
|
|
; SSE2-NEXT: movq %rsi, %r12
|
|
; SSE2-NEXT: movq %rsi, %r13
|
|
; SSE2-NEXT: movq %rsi, %rbx
|
|
; SSE2-NEXT: movq %rsi, %rax
|
|
; SSE2-NEXT: movq %rsi, %rcx
|
|
; SSE2-NEXT: movq %rsi, %rdx
|
|
; SSE2-NEXT: movq %rsi, %rdi
|
|
; SSE2-NEXT: movq %rsi, %rbp
|
|
; SSE2-NEXT: shrq $15, %rbp
|
|
; SSE2-NEXT: movd %ebp, %xmm1
|
|
; SSE2-NEXT: movq %rsi, %rbp
|
|
; SSE2-NEXT: movsbq %sil, %rsi
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm8[0],xmm3[1],xmm8[1],xmm3[2],xmm8[2],xmm3[3],xmm8[3],xmm3[4],xmm8[4],xmm3[5],xmm8[5],xmm3[6],xmm8[6],xmm3[7],xmm8[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm15[0],xmm3[1],xmm15[1],xmm3[2],xmm15[2],xmm3[3],xmm15[3]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm6 = xmm6[0],xmm9[0],xmm6[1],xmm9[1],xmm6[2],xmm9[2],xmm6[3],xmm9[3],xmm6[4],xmm9[4],xmm6[5],xmm9[5],xmm6[6],xmm9[6],xmm6[7],xmm9[7]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm10[0],xmm2[1],xmm10[1],xmm2[2],xmm10[2],xmm2[3],xmm10[3],xmm2[4],xmm10[4],xmm2[5],xmm10[5],xmm2[6],xmm10[6],xmm2[7],xmm10[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm6[0],xmm2[1],xmm6[1],xmm2[2],xmm6[2],xmm2[3],xmm6[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm5 = xmm5[0],xmm11[0],xmm5[1],xmm11[1],xmm5[2],xmm11[2],xmm5[3],xmm11[3],xmm5[4],xmm11[4],xmm5[5],xmm11[5],xmm5[6],xmm11[6],xmm5[7],xmm11[7]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm12[0],xmm0[1],xmm12[1],xmm0[2],xmm12[2],xmm0[3],xmm12[3],xmm0[4],xmm12[4],xmm0[5],xmm12[5],xmm0[6],xmm12[6],xmm0[7],xmm12[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm5[0],xmm0[1],xmm5[1],xmm0[2],xmm5[2],xmm0[3],xmm5[3]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm7 = xmm7[0],xmm13[0],xmm7[1],xmm13[1],xmm7[2],xmm13[2],xmm7[3],xmm13[3],xmm7[4],xmm13[4],xmm7[5],xmm13[5],xmm7[6],xmm13[6],xmm7[7],xmm13[7]
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm14[0],xmm4[1],xmm14[1],xmm4[2],xmm14[2],xmm4[3],xmm14[3],xmm4[4],xmm14[4],xmm4[5],xmm14[5],xmm4[6],xmm14[6],xmm4[7],xmm14[7]
|
|
; SSE2-NEXT: shlq $49, %r8
|
|
; SSE2-NEXT: sarq $63, %r8
|
|
; SSE2-NEXT: movd %r8d, %xmm3
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm7 = xmm7[0],xmm4[0],xmm7[1],xmm4[1],xmm7[2],xmm4[2],xmm7[3],xmm4[3]
|
|
; SSE2-NEXT: shlq $50, %r9
|
|
; SSE2-NEXT: sarq $63, %r9
|
|
; SSE2-NEXT: movd %r9d, %xmm4
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm7[0],xmm0[1],xmm7[1]
|
|
; SSE2-NEXT: shlq $51, %r10
|
|
; SSE2-NEXT: sarq $63, %r10
|
|
; SSE2-NEXT: movd %r10d, %xmm5
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm2[0]
|
|
; SSE2-NEXT: shlq $52, %r11
|
|
; SSE2-NEXT: sarq $63, %r11
|
|
; SSE2-NEXT: movd %r11d, %xmm2
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm1[0],xmm3[1],xmm1[1],xmm3[2],xmm1[2],xmm3[3],xmm1[3],xmm3[4],xmm1[4],xmm3[5],xmm1[5],xmm3[6],xmm1[6],xmm3[7],xmm1[7]
|
|
; SSE2-NEXT: shlq $53, %r14
|
|
; SSE2-NEXT: sarq $63, %r14
|
|
; SSE2-NEXT: movd %r14d, %xmm1
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm5 = xmm5[0],xmm4[0],xmm5[1],xmm4[1],xmm5[2],xmm4[2],xmm5[3],xmm4[3],xmm5[4],xmm4[4],xmm5[5],xmm4[5],xmm5[6],xmm4[6],xmm5[7],xmm4[7]
|
|
; SSE2-NEXT: shlq $54, %r15
|
|
; SSE2-NEXT: sarq $63, %r15
|
|
; SSE2-NEXT: movd %r15d, %xmm4
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm5 = xmm5[0],xmm3[0],xmm5[1],xmm3[1],xmm5[2],xmm3[2],xmm5[3],xmm3[3]
|
|
; SSE2-NEXT: shlq $55, %r12
|
|
; SSE2-NEXT: sarq $63, %r12
|
|
; SSE2-NEXT: movd %r12d, %xmm3
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1],xmm1[2],xmm2[2],xmm1[3],xmm2[3],xmm1[4],xmm2[4],xmm1[5],xmm2[5],xmm1[6],xmm2[6],xmm1[7],xmm2[7]
|
|
; SSE2-NEXT: shlq $60, %r13
|
|
; SSE2-NEXT: sarq $63, %r13
|
|
; SSE2-NEXT: movd %r13d, %xmm2
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm4[0],xmm3[1],xmm4[1],xmm3[2],xmm4[2],xmm3[3],xmm4[3],xmm3[4],xmm4[4],xmm3[5],xmm4[5],xmm3[6],xmm4[6],xmm3[7],xmm4[7]
|
|
; SSE2-NEXT: shlq $61, %rbx
|
|
; SSE2-NEXT: sarq $63, %rbx
|
|
; SSE2-NEXT: movd %ebx, %xmm4
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm1[0],xmm3[1],xmm1[1],xmm3[2],xmm1[2],xmm3[3],xmm1[3]
|
|
; SSE2-NEXT: shlq $62, %rax
|
|
; SSE2-NEXT: sarq $63, %rax
|
|
; SSE2-NEXT: movd %eax, %xmm6
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm3 = xmm3[0],xmm5[0],xmm3[1],xmm5[1]
|
|
; SSE2-NEXT: shlq $63, %rcx
|
|
; SSE2-NEXT: sarq $63, %rcx
|
|
; SSE2-NEXT: movd %ecx, %xmm1
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm2[0],xmm4[1],xmm2[1],xmm4[2],xmm2[2],xmm4[3],xmm2[3],xmm4[4],xmm2[4],xmm4[5],xmm2[5],xmm4[6],xmm2[6],xmm4[7],xmm2[7]
|
|
; SSE2-NEXT: shlq $58, %rdx
|
|
; SSE2-NEXT: sarq $63, %rdx
|
|
; SSE2-NEXT: movd %edx, %xmm2
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm6[0],xmm1[1],xmm6[1],xmm1[2],xmm6[2],xmm1[3],xmm6[3],xmm1[4],xmm6[4],xmm1[5],xmm6[5],xmm1[6],xmm6[6],xmm1[7],xmm6[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm4[0],xmm1[1],xmm4[1],xmm1[2],xmm4[2],xmm1[3],xmm4[3]
|
|
; SSE2-NEXT: shlq $59, %rdi
|
|
; SSE2-NEXT: sarq $63, %rdi
|
|
; SSE2-NEXT: movd %edi, %xmm4
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm2[0],xmm4[1],xmm2[1],xmm4[2],xmm2[2],xmm4[3],xmm2[3],xmm4[4],xmm2[4],xmm4[5],xmm2[5],xmm4[6],xmm2[6],xmm4[7],xmm2[7]
|
|
; SSE2-NEXT: shlq $57, %rbp
|
|
; SSE2-NEXT: sarq $63, %rbp
|
|
; SSE2-NEXT: movd %ebp, %xmm2
|
|
; SSE2-NEXT: shrq $7, %rsi
|
|
; SSE2-NEXT: movd %esi, %xmm5
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm5[0],xmm2[1],xmm5[1],xmm2[2],xmm5[2],xmm2[3],xmm5[3],xmm2[4],xmm5[4],xmm2[5],xmm5[5],xmm2[6],xmm5[6],xmm2[7],xmm5[7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm2[0],xmm4[1],xmm2[1],xmm4[2],xmm2[2],xmm4[3],xmm2[3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm4[0],xmm1[1],xmm4[1]
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm3[0]
|
|
; SSE2-NEXT: popq %rbx
|
|
; SSE2-NEXT: popq %r12
|
|
; SSE2-NEXT: popq %r13
|
|
; SSE2-NEXT: popq %r14
|
|
; SSE2-NEXT: popq %r15
|
|
; SSE2-NEXT: popq %rbp
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_32i1_to_32i8:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: pushq %rbp
|
|
; SSSE3-NEXT: pushq %r15
|
|
; SSSE3-NEXT: pushq %r14
|
|
; SSSE3-NEXT: pushq %r13
|
|
; SSSE3-NEXT: pushq %r12
|
|
; SSSE3-NEXT: pushq %rbx
|
|
; SSSE3-NEXT: movswq (%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %r10
|
|
; SSSE3-NEXT: movq %rax, %r8
|
|
; SSSE3-NEXT: movq %rax, %r9
|
|
; SSSE3-NEXT: movq %rax, %r11
|
|
; SSSE3-NEXT: movq %rax, %r14
|
|
; SSSE3-NEXT: movq %rax, %r15
|
|
; SSSE3-NEXT: movq %rax, %r12
|
|
; SSSE3-NEXT: movq %rax, %r13
|
|
; SSSE3-NEXT: movq %rax, %rdx
|
|
; SSSE3-NEXT: movq %rax, %rsi
|
|
; SSSE3-NEXT: movq %rax, %rcx
|
|
; SSSE3-NEXT: movq %rax, %rbp
|
|
; SSSE3-NEXT: movq %rax, %rbx
|
|
; SSSE3-NEXT: shrq $15, %rbx
|
|
; SSSE3-NEXT: movd %ebx, %xmm0
|
|
; SSSE3-NEXT: movq %rax, %rbx
|
|
; SSSE3-NEXT: shlq $49, %r10
|
|
; SSSE3-NEXT: sarq $63, %r10
|
|
; SSSE3-NEXT: movd %r10d, %xmm15
|
|
; SSSE3-NEXT: movq %rax, %r10
|
|
; SSSE3-NEXT: movsbq %al, %rax
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm15 = xmm15[0],xmm0[0],xmm15[1],xmm0[1],xmm15[2],xmm0[2],xmm15[3],xmm0[3],xmm15[4],xmm0[4],xmm15[5],xmm0[5],xmm15[6],xmm0[6],xmm15[7],xmm0[7]
|
|
; SSSE3-NEXT: shlq $50, %r8
|
|
; SSSE3-NEXT: sarq $63, %r8
|
|
; SSSE3-NEXT: movd %r8d, %xmm8
|
|
; SSSE3-NEXT: shlq $51, %r9
|
|
; SSSE3-NEXT: sarq $63, %r9
|
|
; SSSE3-NEXT: movd %r9d, %xmm3
|
|
; SSSE3-NEXT: shlq $52, %r11
|
|
; SSSE3-NEXT: sarq $63, %r11
|
|
; SSSE3-NEXT: movd %r11d, %xmm9
|
|
; SSSE3-NEXT: shlq $53, %r14
|
|
; SSSE3-NEXT: sarq $63, %r14
|
|
; SSSE3-NEXT: movd %r14d, %xmm6
|
|
; SSSE3-NEXT: shlq $54, %r15
|
|
; SSSE3-NEXT: sarq $63, %r15
|
|
; SSSE3-NEXT: movd %r15d, %xmm10
|
|
; SSSE3-NEXT: shlq $55, %r12
|
|
; SSSE3-NEXT: sarq $63, %r12
|
|
; SSSE3-NEXT: movd %r12d, %xmm2
|
|
; SSSE3-NEXT: shlq $60, %r13
|
|
; SSSE3-NEXT: sarq $63, %r13
|
|
; SSSE3-NEXT: movd %r13d, %xmm11
|
|
; SSSE3-NEXT: shlq $61, %rdx
|
|
; SSSE3-NEXT: sarq $63, %rdx
|
|
; SSSE3-NEXT: movd %edx, %xmm5
|
|
; SSSE3-NEXT: shlq $62, %rsi
|
|
; SSSE3-NEXT: sarq $63, %rsi
|
|
; SSSE3-NEXT: movd %esi, %xmm12
|
|
; SSSE3-NEXT: shlq $63, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm0
|
|
; SSSE3-NEXT: shlq $58, %rbp
|
|
; SSSE3-NEXT: sarq $63, %rbp
|
|
; SSSE3-NEXT: movd %ebp, %xmm13
|
|
; SSSE3-NEXT: shlq $59, %rbx
|
|
; SSSE3-NEXT: sarq $63, %rbx
|
|
; SSSE3-NEXT: movd %ebx, %xmm7
|
|
; SSSE3-NEXT: shlq $57, %r10
|
|
; SSSE3-NEXT: sarq $63, %r10
|
|
; SSSE3-NEXT: movd %r10d, %xmm4
|
|
; SSSE3-NEXT: shrq $7, %rax
|
|
; SSSE3-NEXT: movd %eax, %xmm14
|
|
; SSSE3-NEXT: movswq 2(%rdi), %rsi
|
|
; SSSE3-NEXT: movq %rsi, %r8
|
|
; SSSE3-NEXT: movq %rsi, %r9
|
|
; SSSE3-NEXT: movq %rsi, %r10
|
|
; SSSE3-NEXT: movq %rsi, %r11
|
|
; SSSE3-NEXT: movq %rsi, %r14
|
|
; SSSE3-NEXT: movq %rsi, %r15
|
|
; SSSE3-NEXT: movq %rsi, %r12
|
|
; SSSE3-NEXT: movq %rsi, %r13
|
|
; SSSE3-NEXT: movq %rsi, %rbx
|
|
; SSSE3-NEXT: movq %rsi, %rax
|
|
; SSSE3-NEXT: movq %rsi, %rcx
|
|
; SSSE3-NEXT: movq %rsi, %rdx
|
|
; SSSE3-NEXT: movq %rsi, %rdi
|
|
; SSSE3-NEXT: movq %rsi, %rbp
|
|
; SSSE3-NEXT: shrq $15, %rbp
|
|
; SSSE3-NEXT: movd %ebp, %xmm1
|
|
; SSSE3-NEXT: movq %rsi, %rbp
|
|
; SSSE3-NEXT: movsbq %sil, %rsi
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm8[0],xmm3[1],xmm8[1],xmm3[2],xmm8[2],xmm3[3],xmm8[3],xmm3[4],xmm8[4],xmm3[5],xmm8[5],xmm3[6],xmm8[6],xmm3[7],xmm8[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm15[0],xmm3[1],xmm15[1],xmm3[2],xmm15[2],xmm3[3],xmm15[3]
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm6 = xmm6[0],xmm9[0],xmm6[1],xmm9[1],xmm6[2],xmm9[2],xmm6[3],xmm9[3],xmm6[4],xmm9[4],xmm6[5],xmm9[5],xmm6[6],xmm9[6],xmm6[7],xmm9[7]
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm10[0],xmm2[1],xmm10[1],xmm2[2],xmm10[2],xmm2[3],xmm10[3],xmm2[4],xmm10[4],xmm2[5],xmm10[5],xmm2[6],xmm10[6],xmm2[7],xmm10[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm6[0],xmm2[1],xmm6[1],xmm2[2],xmm6[2],xmm2[3],xmm6[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1]
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm5 = xmm5[0],xmm11[0],xmm5[1],xmm11[1],xmm5[2],xmm11[2],xmm5[3],xmm11[3],xmm5[4],xmm11[4],xmm5[5],xmm11[5],xmm5[6],xmm11[6],xmm5[7],xmm11[7]
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm12[0],xmm0[1],xmm12[1],xmm0[2],xmm12[2],xmm0[3],xmm12[3],xmm0[4],xmm12[4],xmm0[5],xmm12[5],xmm0[6],xmm12[6],xmm0[7],xmm12[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm5[0],xmm0[1],xmm5[1],xmm0[2],xmm5[2],xmm0[3],xmm5[3]
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm7 = xmm7[0],xmm13[0],xmm7[1],xmm13[1],xmm7[2],xmm13[2],xmm7[3],xmm13[3],xmm7[4],xmm13[4],xmm7[5],xmm13[5],xmm7[6],xmm13[6],xmm7[7],xmm13[7]
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm14[0],xmm4[1],xmm14[1],xmm4[2],xmm14[2],xmm4[3],xmm14[3],xmm4[4],xmm14[4],xmm4[5],xmm14[5],xmm4[6],xmm14[6],xmm4[7],xmm14[7]
|
|
; SSSE3-NEXT: shlq $49, %r8
|
|
; SSSE3-NEXT: sarq $63, %r8
|
|
; SSSE3-NEXT: movd %r8d, %xmm3
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm7 = xmm7[0],xmm4[0],xmm7[1],xmm4[1],xmm7[2],xmm4[2],xmm7[3],xmm4[3]
|
|
; SSSE3-NEXT: shlq $50, %r9
|
|
; SSSE3-NEXT: sarq $63, %r9
|
|
; SSSE3-NEXT: movd %r9d, %xmm4
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm7[0],xmm0[1],xmm7[1]
|
|
; SSSE3-NEXT: shlq $51, %r10
|
|
; SSSE3-NEXT: sarq $63, %r10
|
|
; SSSE3-NEXT: movd %r10d, %xmm5
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm2[0]
|
|
; SSSE3-NEXT: shlq $52, %r11
|
|
; SSSE3-NEXT: sarq $63, %r11
|
|
; SSSE3-NEXT: movd %r11d, %xmm2
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm1[0],xmm3[1],xmm1[1],xmm3[2],xmm1[2],xmm3[3],xmm1[3],xmm3[4],xmm1[4],xmm3[5],xmm1[5],xmm3[6],xmm1[6],xmm3[7],xmm1[7]
|
|
; SSSE3-NEXT: shlq $53, %r14
|
|
; SSSE3-NEXT: sarq $63, %r14
|
|
; SSSE3-NEXT: movd %r14d, %xmm1
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm5 = xmm5[0],xmm4[0],xmm5[1],xmm4[1],xmm5[2],xmm4[2],xmm5[3],xmm4[3],xmm5[4],xmm4[4],xmm5[5],xmm4[5],xmm5[6],xmm4[6],xmm5[7],xmm4[7]
|
|
; SSSE3-NEXT: shlq $54, %r15
|
|
; SSSE3-NEXT: sarq $63, %r15
|
|
; SSSE3-NEXT: movd %r15d, %xmm4
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm5 = xmm5[0],xmm3[0],xmm5[1],xmm3[1],xmm5[2],xmm3[2],xmm5[3],xmm3[3]
|
|
; SSSE3-NEXT: shlq $55, %r12
|
|
; SSSE3-NEXT: sarq $63, %r12
|
|
; SSSE3-NEXT: movd %r12d, %xmm3
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1],xmm1[2],xmm2[2],xmm1[3],xmm2[3],xmm1[4],xmm2[4],xmm1[5],xmm2[5],xmm1[6],xmm2[6],xmm1[7],xmm2[7]
|
|
; SSSE3-NEXT: shlq $60, %r13
|
|
; SSSE3-NEXT: sarq $63, %r13
|
|
; SSSE3-NEXT: movd %r13d, %xmm2
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm4[0],xmm3[1],xmm4[1],xmm3[2],xmm4[2],xmm3[3],xmm4[3],xmm3[4],xmm4[4],xmm3[5],xmm4[5],xmm3[6],xmm4[6],xmm3[7],xmm4[7]
|
|
; SSSE3-NEXT: shlq $61, %rbx
|
|
; SSSE3-NEXT: sarq $63, %rbx
|
|
; SSSE3-NEXT: movd %ebx, %xmm4
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm1[0],xmm3[1],xmm1[1],xmm3[2],xmm1[2],xmm3[3],xmm1[3]
|
|
; SSSE3-NEXT: shlq $62, %rax
|
|
; SSSE3-NEXT: sarq $63, %rax
|
|
; SSSE3-NEXT: movd %eax, %xmm6
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm3 = xmm3[0],xmm5[0],xmm3[1],xmm5[1]
|
|
; SSSE3-NEXT: shlq $63, %rcx
|
|
; SSSE3-NEXT: sarq $63, %rcx
|
|
; SSSE3-NEXT: movd %ecx, %xmm1
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm2[0],xmm4[1],xmm2[1],xmm4[2],xmm2[2],xmm4[3],xmm2[3],xmm4[4],xmm2[4],xmm4[5],xmm2[5],xmm4[6],xmm2[6],xmm4[7],xmm2[7]
|
|
; SSSE3-NEXT: shlq $58, %rdx
|
|
; SSSE3-NEXT: sarq $63, %rdx
|
|
; SSSE3-NEXT: movd %edx, %xmm2
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm6[0],xmm1[1],xmm6[1],xmm1[2],xmm6[2],xmm1[3],xmm6[3],xmm1[4],xmm6[4],xmm1[5],xmm6[5],xmm1[6],xmm6[6],xmm1[7],xmm6[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm4[0],xmm1[1],xmm4[1],xmm1[2],xmm4[2],xmm1[3],xmm4[3]
|
|
; SSSE3-NEXT: shlq $59, %rdi
|
|
; SSSE3-NEXT: sarq $63, %rdi
|
|
; SSSE3-NEXT: movd %edi, %xmm4
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm4 = xmm4[0],xmm2[0],xmm4[1],xmm2[1],xmm4[2],xmm2[2],xmm4[3],xmm2[3],xmm4[4],xmm2[4],xmm4[5],xmm2[5],xmm4[6],xmm2[6],xmm4[7],xmm2[7]
|
|
; SSSE3-NEXT: shlq $57, %rbp
|
|
; SSSE3-NEXT: sarq $63, %rbp
|
|
; SSSE3-NEXT: movd %ebp, %xmm2
|
|
; SSSE3-NEXT: shrq $7, %rsi
|
|
; SSSE3-NEXT: movd %esi, %xmm5
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm5[0],xmm2[1],xmm5[1],xmm2[2],xmm5[2],xmm2[3],xmm5[3],xmm2[4],xmm5[4],xmm2[5],xmm5[5],xmm2[6],xmm5[6],xmm2[7],xmm5[7]
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm4 = xmm4[0],xmm2[0],xmm4[1],xmm2[1],xmm4[2],xmm2[2],xmm4[3],xmm2[3]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm4[0],xmm1[1],xmm4[1]
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm3[0]
|
|
; SSSE3-NEXT: popq %rbx
|
|
; SSSE3-NEXT: popq %r12
|
|
; SSSE3-NEXT: popq %r13
|
|
; SSSE3-NEXT: popq %r14
|
|
; SSSE3-NEXT: popq %r15
|
|
; SSSE3-NEXT: popq %rbp
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_32i1_to_32i8:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: movswq (%rdi), %rax
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $62, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: movq %rax, %rdx
|
|
; SSE41-NEXT: shlq $63, %rdx
|
|
; SSE41-NEXT: sarq $63, %rdx
|
|
; SSE41-NEXT: movd %edx, %xmm0
|
|
; SSE41-NEXT: pinsrb $1, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $61, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $2, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $60, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $3, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $59, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $4, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $58, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $5, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $57, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $6, %ecx, %xmm0
|
|
; SSE41-NEXT: movsbq %al, %rcx
|
|
; SSE41-NEXT: shrq $7, %rcx
|
|
; SSE41-NEXT: pinsrb $7, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $55, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $8, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $54, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $9, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $53, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $10, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $52, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $11, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $51, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $12, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $50, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $13, %ecx, %xmm0
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $49, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $14, %ecx, %xmm0
|
|
; SSE41-NEXT: shrq $15, %rax
|
|
; SSE41-NEXT: pinsrb $15, %eax, %xmm0
|
|
; SSE41-NEXT: movswq 2(%rdi), %rax
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $62, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: movq %rax, %rdx
|
|
; SSE41-NEXT: shlq $63, %rdx
|
|
; SSE41-NEXT: sarq $63, %rdx
|
|
; SSE41-NEXT: movd %edx, %xmm1
|
|
; SSE41-NEXT: pinsrb $1, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $61, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $2, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $60, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $3, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $59, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $4, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $58, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $5, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $57, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $6, %ecx, %xmm1
|
|
; SSE41-NEXT: movsbq %al, %rcx
|
|
; SSE41-NEXT: shrq $7, %rcx
|
|
; SSE41-NEXT: pinsrb $7, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $55, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $8, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $54, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $9, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $53, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $10, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $52, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $11, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $51, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $12, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $50, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $13, %ecx, %xmm1
|
|
; SSE41-NEXT: movq %rax, %rcx
|
|
; SSE41-NEXT: shlq $49, %rcx
|
|
; SSE41-NEXT: sarq $63, %rcx
|
|
; SSE41-NEXT: pinsrb $14, %ecx, %xmm1
|
|
; SSE41-NEXT: shrq $15, %rax
|
|
; SSE41-NEXT: pinsrb $15, %eax, %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_32i1_to_32i8:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: pushq %rbp
|
|
; AVX1-NEXT: pushq %r15
|
|
; AVX1-NEXT: pushq %r14
|
|
; AVX1-NEXT: pushq %r13
|
|
; AVX1-NEXT: pushq %r12
|
|
; AVX1-NEXT: pushq %rbx
|
|
; AVX1-NEXT: movslq (%rdi), %rax
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $47, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vmovd %ecx, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r8
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: movq %rax, %rdi
|
|
; AVX1-NEXT: movq %rax, %r13
|
|
; AVX1-NEXT: movq %rax, %rsi
|
|
; AVX1-NEXT: movq %rax, %r10
|
|
; AVX1-NEXT: movq %rax, %r11
|
|
; AVX1-NEXT: movq %rax, %r9
|
|
; AVX1-NEXT: movq %rax, %rbx
|
|
; AVX1-NEXT: movq %rax, %r14
|
|
; AVX1-NEXT: movq %rax, %r15
|
|
; AVX1-NEXT: movq %rax, %r12
|
|
; AVX1-NEXT: movq %rax, %rbp
|
|
; AVX1-NEXT: shlq $46, %rbp
|
|
; AVX1-NEXT: sarq $63, %rbp
|
|
; AVX1-NEXT: vpinsrb $1, %ebp, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rbp
|
|
; AVX1-NEXT: shlq $45, %r8
|
|
; AVX1-NEXT: sarq $63, %r8
|
|
; AVX1-NEXT: vpinsrb $2, %r8d, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r8
|
|
; AVX1-NEXT: shlq $44, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vpinsrb $3, %edx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: shlq $43, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $4, %ecx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rcx
|
|
; AVX1-NEXT: shlq $42, %rdi
|
|
; AVX1-NEXT: sarq $63, %rdi
|
|
; AVX1-NEXT: vpinsrb $5, %edi, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rdi
|
|
; AVX1-NEXT: shlq $41, %r13
|
|
; AVX1-NEXT: sarq $63, %r13
|
|
; AVX1-NEXT: vpinsrb $6, %r13d, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r13
|
|
; AVX1-NEXT: shlq $40, %rsi
|
|
; AVX1-NEXT: sarq $63, %rsi
|
|
; AVX1-NEXT: vpinsrb $7, %esi, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rsi
|
|
; AVX1-NEXT: shlq $39, %r10
|
|
; AVX1-NEXT: sarq $63, %r10
|
|
; AVX1-NEXT: vpinsrb $8, %r10d, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r10
|
|
; AVX1-NEXT: shlq $38, %r11
|
|
; AVX1-NEXT: sarq $63, %r11
|
|
; AVX1-NEXT: vpinsrb $9, %r11d, %xmm0, %xmm0
|
|
; AVX1-NEXT: movsbq %al, %r11
|
|
; AVX1-NEXT: shlq $37, %r9
|
|
; AVX1-NEXT: sarq $63, %r9
|
|
; AVX1-NEXT: vpinsrb $10, %r9d, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r9
|
|
; AVX1-NEXT: shlq $36, %rbx
|
|
; AVX1-NEXT: sarq $63, %rbx
|
|
; AVX1-NEXT: vpinsrb $11, %ebx, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rbx
|
|
; AVX1-NEXT: shlq $35, %r14
|
|
; AVX1-NEXT: sarq $63, %r14
|
|
; AVX1-NEXT: vpinsrb $12, %r14d, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r14
|
|
; AVX1-NEXT: shlq $34, %r15
|
|
; AVX1-NEXT: sarq $63, %r15
|
|
; AVX1-NEXT: vpinsrb $13, %r15d, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r15
|
|
; AVX1-NEXT: shlq $33, %r12
|
|
; AVX1-NEXT: sarq $63, %r12
|
|
; AVX1-NEXT: vpinsrb $14, %r12d, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %r12
|
|
; AVX1-NEXT: shrq $31, %rbp
|
|
; AVX1-NEXT: vpinsrb $15, %ebp, %xmm0, %xmm0
|
|
; AVX1-NEXT: movq %rax, %rbp
|
|
; AVX1-NEXT: shlq $63, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vmovd %edx, %xmm1
|
|
; AVX1-NEXT: movq %rax, %rdx
|
|
; AVX1-NEXT: movswq %ax, %rax
|
|
; AVX1-NEXT: shlq $62, %r8
|
|
; AVX1-NEXT: sarq $63, %r8
|
|
; AVX1-NEXT: vpinsrb $1, %r8d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $61, %rcx
|
|
; AVX1-NEXT: sarq $63, %rcx
|
|
; AVX1-NEXT: vpinsrb $2, %ecx, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $60, %rdi
|
|
; AVX1-NEXT: sarq $63, %rdi
|
|
; AVX1-NEXT: vpinsrb $3, %edi, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $59, %r13
|
|
; AVX1-NEXT: sarq $63, %r13
|
|
; AVX1-NEXT: vpinsrb $4, %r13d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $58, %rsi
|
|
; AVX1-NEXT: sarq $63, %rsi
|
|
; AVX1-NEXT: vpinsrb $5, %esi, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $57, %r10
|
|
; AVX1-NEXT: sarq $63, %r10
|
|
; AVX1-NEXT: vpinsrb $6, %r10d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shrq $7, %r11
|
|
; AVX1-NEXT: vpinsrb $7, %r11d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $55, %r9
|
|
; AVX1-NEXT: sarq $63, %r9
|
|
; AVX1-NEXT: vpinsrb $8, %r9d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $54, %rbx
|
|
; AVX1-NEXT: sarq $63, %rbx
|
|
; AVX1-NEXT: vpinsrb $9, %ebx, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $53, %r14
|
|
; AVX1-NEXT: sarq $63, %r14
|
|
; AVX1-NEXT: vpinsrb $10, %r14d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $52, %r15
|
|
; AVX1-NEXT: sarq $63, %r15
|
|
; AVX1-NEXT: vpinsrb $11, %r15d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $51, %r12
|
|
; AVX1-NEXT: sarq $63, %r12
|
|
; AVX1-NEXT: vpinsrb $12, %r12d, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $50, %rbp
|
|
; AVX1-NEXT: sarq $63, %rbp
|
|
; AVX1-NEXT: vpinsrb $13, %ebp, %xmm1, %xmm1
|
|
; AVX1-NEXT: shlq $49, %rdx
|
|
; AVX1-NEXT: sarq $63, %rdx
|
|
; AVX1-NEXT: vpinsrb $14, %edx, %xmm1, %xmm1
|
|
; AVX1-NEXT: shrq $15, %rax
|
|
; AVX1-NEXT: vpinsrb $15, %eax, %xmm1, %xmm1
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: popq %rbx
|
|
; AVX1-NEXT: popq %r12
|
|
; AVX1-NEXT: popq %r13
|
|
; AVX1-NEXT: popq %r14
|
|
; AVX1-NEXT: popq %r15
|
|
; AVX1-NEXT: popq %rbp
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_32i1_to_32i8:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: pushq %rbp
|
|
; AVX2-NEXT: pushq %r15
|
|
; AVX2-NEXT: pushq %r14
|
|
; AVX2-NEXT: pushq %r13
|
|
; AVX2-NEXT: pushq %r12
|
|
; AVX2-NEXT: pushq %rbx
|
|
; AVX2-NEXT: movslq (%rdi), %rax
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $47, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vmovd %ecx, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r8
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: movq %rax, %rdi
|
|
; AVX2-NEXT: movq %rax, %r13
|
|
; AVX2-NEXT: movq %rax, %rsi
|
|
; AVX2-NEXT: movq %rax, %r10
|
|
; AVX2-NEXT: movq %rax, %r11
|
|
; AVX2-NEXT: movq %rax, %r9
|
|
; AVX2-NEXT: movq %rax, %rbx
|
|
; AVX2-NEXT: movq %rax, %r14
|
|
; AVX2-NEXT: movq %rax, %r15
|
|
; AVX2-NEXT: movq %rax, %r12
|
|
; AVX2-NEXT: movq %rax, %rbp
|
|
; AVX2-NEXT: shlq $46, %rbp
|
|
; AVX2-NEXT: sarq $63, %rbp
|
|
; AVX2-NEXT: vpinsrb $1, %ebp, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rbp
|
|
; AVX2-NEXT: shlq $45, %r8
|
|
; AVX2-NEXT: sarq $63, %r8
|
|
; AVX2-NEXT: vpinsrb $2, %r8d, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r8
|
|
; AVX2-NEXT: shlq $44, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vpinsrb $3, %edx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: shlq $43, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $4, %ecx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rcx
|
|
; AVX2-NEXT: shlq $42, %rdi
|
|
; AVX2-NEXT: sarq $63, %rdi
|
|
; AVX2-NEXT: vpinsrb $5, %edi, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rdi
|
|
; AVX2-NEXT: shlq $41, %r13
|
|
; AVX2-NEXT: sarq $63, %r13
|
|
; AVX2-NEXT: vpinsrb $6, %r13d, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r13
|
|
; AVX2-NEXT: shlq $40, %rsi
|
|
; AVX2-NEXT: sarq $63, %rsi
|
|
; AVX2-NEXT: vpinsrb $7, %esi, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rsi
|
|
; AVX2-NEXT: shlq $39, %r10
|
|
; AVX2-NEXT: sarq $63, %r10
|
|
; AVX2-NEXT: vpinsrb $8, %r10d, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r10
|
|
; AVX2-NEXT: shlq $38, %r11
|
|
; AVX2-NEXT: sarq $63, %r11
|
|
; AVX2-NEXT: vpinsrb $9, %r11d, %xmm0, %xmm0
|
|
; AVX2-NEXT: movsbq %al, %r11
|
|
; AVX2-NEXT: shlq $37, %r9
|
|
; AVX2-NEXT: sarq $63, %r9
|
|
; AVX2-NEXT: vpinsrb $10, %r9d, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r9
|
|
; AVX2-NEXT: shlq $36, %rbx
|
|
; AVX2-NEXT: sarq $63, %rbx
|
|
; AVX2-NEXT: vpinsrb $11, %ebx, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rbx
|
|
; AVX2-NEXT: shlq $35, %r14
|
|
; AVX2-NEXT: sarq $63, %r14
|
|
; AVX2-NEXT: vpinsrb $12, %r14d, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r14
|
|
; AVX2-NEXT: shlq $34, %r15
|
|
; AVX2-NEXT: sarq $63, %r15
|
|
; AVX2-NEXT: vpinsrb $13, %r15d, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r15
|
|
; AVX2-NEXT: shlq $33, %r12
|
|
; AVX2-NEXT: sarq $63, %r12
|
|
; AVX2-NEXT: vpinsrb $14, %r12d, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %r12
|
|
; AVX2-NEXT: shrq $31, %rbp
|
|
; AVX2-NEXT: vpinsrb $15, %ebp, %xmm0, %xmm0
|
|
; AVX2-NEXT: movq %rax, %rbp
|
|
; AVX2-NEXT: shlq $63, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vmovd %edx, %xmm1
|
|
; AVX2-NEXT: movq %rax, %rdx
|
|
; AVX2-NEXT: movswq %ax, %rax
|
|
; AVX2-NEXT: shlq $62, %r8
|
|
; AVX2-NEXT: sarq $63, %r8
|
|
; AVX2-NEXT: vpinsrb $1, %r8d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $61, %rcx
|
|
; AVX2-NEXT: sarq $63, %rcx
|
|
; AVX2-NEXT: vpinsrb $2, %ecx, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $60, %rdi
|
|
; AVX2-NEXT: sarq $63, %rdi
|
|
; AVX2-NEXT: vpinsrb $3, %edi, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $59, %r13
|
|
; AVX2-NEXT: sarq $63, %r13
|
|
; AVX2-NEXT: vpinsrb $4, %r13d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $58, %rsi
|
|
; AVX2-NEXT: sarq $63, %rsi
|
|
; AVX2-NEXT: vpinsrb $5, %esi, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $57, %r10
|
|
; AVX2-NEXT: sarq $63, %r10
|
|
; AVX2-NEXT: vpinsrb $6, %r10d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shrq $7, %r11
|
|
; AVX2-NEXT: vpinsrb $7, %r11d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $55, %r9
|
|
; AVX2-NEXT: sarq $63, %r9
|
|
; AVX2-NEXT: vpinsrb $8, %r9d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $54, %rbx
|
|
; AVX2-NEXT: sarq $63, %rbx
|
|
; AVX2-NEXT: vpinsrb $9, %ebx, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $53, %r14
|
|
; AVX2-NEXT: sarq $63, %r14
|
|
; AVX2-NEXT: vpinsrb $10, %r14d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $52, %r15
|
|
; AVX2-NEXT: sarq $63, %r15
|
|
; AVX2-NEXT: vpinsrb $11, %r15d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $51, %r12
|
|
; AVX2-NEXT: sarq $63, %r12
|
|
; AVX2-NEXT: vpinsrb $12, %r12d, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $50, %rbp
|
|
; AVX2-NEXT: sarq $63, %rbp
|
|
; AVX2-NEXT: vpinsrb $13, %ebp, %xmm1, %xmm1
|
|
; AVX2-NEXT: shlq $49, %rdx
|
|
; AVX2-NEXT: sarq $63, %rdx
|
|
; AVX2-NEXT: vpinsrb $14, %edx, %xmm1, %xmm1
|
|
; AVX2-NEXT: shrq $15, %rax
|
|
; AVX2-NEXT: vpinsrb $15, %eax, %xmm1, %xmm1
|
|
; AVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX2-NEXT: popq %rbx
|
|
; AVX2-NEXT: popq %r12
|
|
; AVX2-NEXT: popq %r13
|
|
; AVX2-NEXT: popq %r14
|
|
; AVX2-NEXT: popq %r15
|
|
; AVX2-NEXT: popq %rbp
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: load_sext_32i1_to_32i8:
|
|
; AVX512F: # %bb.0: # %entry
|
|
; AVX512F-NEXT: kmovw (%rdi), %k1
|
|
; AVX512F-NEXT: kmovw 2(%rdi), %k2
|
|
; AVX512F-NEXT: vpternlogd $255, %zmm0, %zmm0, %zmm0 {%k1} {z}
|
|
; AVX512F-NEXT: vpmovdb %zmm0, %xmm0
|
|
; AVX512F-NEXT: vpternlogd $255, %zmm1, %zmm1, %zmm1 {%k2} {z}
|
|
; AVX512F-NEXT: vpmovdb %zmm1, %xmm1
|
|
; AVX512F-NEXT: vinserti128 $1, %xmm1, %ymm0, %ymm0
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: load_sext_32i1_to_32i8:
|
|
; AVX512BW: # %bb.0: # %entry
|
|
; AVX512BW-NEXT: kmovd (%rdi), %k0
|
|
; AVX512BW-NEXT: vpmovm2b %k0, %zmm0
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_32i1_to_32i8:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pushl %esi
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: movswl (%eax), %ecx
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $30, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: movl %ecx, %esi
|
|
; X32-SSE41-NEXT: shll $31, %esi
|
|
; X32-SSE41-NEXT: sarl $31, %esi
|
|
; X32-SSE41-NEXT: movd %esi, %xmm0
|
|
; X32-SSE41-NEXT: pinsrb $1, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $29, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $2, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $28, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $3, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $27, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $4, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $26, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $5, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $25, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $6, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movsbl %cl, %edx
|
|
; X32-SSE41-NEXT: shrl $7, %edx
|
|
; X32-SSE41-NEXT: pinsrb $7, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $23, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $8, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $22, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $9, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $21, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $10, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $20, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $11, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $19, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $12, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $18, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $13, %edx, %xmm0
|
|
; X32-SSE41-NEXT: movl %ecx, %edx
|
|
; X32-SSE41-NEXT: shll $17, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: pinsrb $14, %edx, %xmm0
|
|
; X32-SSE41-NEXT: shrl $15, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $15, %ecx, %xmm0
|
|
; X32-SSE41-NEXT: movswl 2(%eax), %eax
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $30, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: movl %eax, %edx
|
|
; X32-SSE41-NEXT: shll $31, %edx
|
|
; X32-SSE41-NEXT: sarl $31, %edx
|
|
; X32-SSE41-NEXT: movd %edx, %xmm1
|
|
; X32-SSE41-NEXT: pinsrb $1, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $29, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $2, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $28, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $3, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $27, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $4, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $26, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $5, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $25, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $6, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movsbl %al, %ecx
|
|
; X32-SSE41-NEXT: shrl $7, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $7, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $23, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $8, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $22, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $9, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $21, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $10, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $20, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $11, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $19, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $12, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $18, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $13, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: movl %eax, %ecx
|
|
; X32-SSE41-NEXT: shll $17, %ecx
|
|
; X32-SSE41-NEXT: sarl $31, %ecx
|
|
; X32-SSE41-NEXT: pinsrb $14, %ecx, %xmm1
|
|
; X32-SSE41-NEXT: shrl $15, %eax
|
|
; X32-SSE41-NEXT: pinsrb $15, %eax, %xmm1
|
|
; X32-SSE41-NEXT: popl %esi
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <32 x i1>, <32 x i1>* %ptr
|
|
%Y = sext <32 x i1> %X to <32 x i8>
|
|
ret <32 x i8> %Y
|
|
}
|
|
|
|
define <16 x i16> @load_sext_16i8_to_16i16(<16 x i8> *%ptr) {
|
|
; SSE2-LABEL: load_sext_16i8_to_16i16:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psraw $8, %xmm0
|
|
; SSE2-NEXT: movq {{.*#+}} xmm1 = mem[0],zero
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psraw $8, %xmm1
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_16i8_to_16i16:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: psraw $8, %xmm0
|
|
; SSSE3-NEXT: movq {{.*#+}} xmm1 = mem[0],zero
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: psraw $8, %xmm1
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_16i8_to_16i16:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbw (%rdi), %xmm0
|
|
; SSE41-NEXT: pmovsxbw 8(%rdi), %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_16i8_to_16i16:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxbw (%rdi), %xmm0
|
|
; AVX1-NEXT: vpmovsxbw 8(%rdi), %xmm1
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_16i8_to_16i16:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxbw (%rdi), %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: load_sext_16i8_to_16i16:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxbw (%rdi), %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_16i8_to_16i16:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbw (%eax), %xmm0
|
|
; X32-SSE41-NEXT: pmovsxbw 8(%eax), %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <16 x i8>, <16 x i8>* %ptr
|
|
%Y = sext <16 x i8> %X to <16 x i16>
|
|
ret <16 x i16> %Y
|
|
}
|
|
|
|
define <2 x i64> @load_sext_2i16_to_2i64(<2 x i16> *%ptr) {
|
|
; SSE2-LABEL: load_sext_2i16_to_2i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
|
|
; SSE2-NEXT: pshuflw {{.*#+}} xmm0 = xmm0[0,0,2,1,4,5,6,7]
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: psrad $16, %xmm0
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_2i16_to_2i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
|
|
; SSSE3-NEXT: pshuflw {{.*#+}} xmm0 = xmm0[0,0,2,1,4,5,6,7]
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: psrad $16, %xmm0
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_2i16_to_2i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwq (%rdi), %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: load_sext_2i16_to_2i64:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxwq (%rdi), %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_2i16_to_2i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxwq (%eax), %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <2 x i16>, <2 x i16>* %ptr
|
|
%Y = sext <2 x i16> %X to <2 x i64>
|
|
ret <2 x i64> %Y
|
|
}
|
|
|
|
define <4 x i32> @load_sext_4i16_to_4i32(<4 x i16> *%ptr) {
|
|
; SSE2-LABEL: load_sext_4i16_to_4i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $16, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_4i16_to_4i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $16, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_4i16_to_4i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwd (%rdi), %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: load_sext_4i16_to_4i32:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxwd (%rdi), %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_4i16_to_4i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxwd (%eax), %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <4 x i16>, <4 x i16>* %ptr
|
|
%Y = sext <4 x i16> %X to <4 x i32>
|
|
ret <4 x i32> %Y
|
|
}
|
|
|
|
define <4 x i64> @load_sext_4i16_to_4i64(<4 x i16> *%ptr) {
|
|
; SSE2-LABEL: load_sext_4i16_to_4i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movswq 2(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm1
|
|
; SSE2-NEXT: movswq (%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm0
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSE2-NEXT: movswq 6(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm2
|
|
; SSE2-NEXT: movswq 4(%rdi), %rax
|
|
; SSE2-NEXT: movq %rax, %xmm1
|
|
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_4i16_to_4i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movswq 2(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm1
|
|
; SSSE3-NEXT: movswq (%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm0
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
|
|
; SSSE3-NEXT: movswq 6(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm2
|
|
; SSSE3-NEXT: movswq 4(%rdi), %rax
|
|
; SSSE3-NEXT: movq %rax, %xmm1
|
|
; SSSE3-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_4i16_to_4i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwq (%rdi), %xmm0
|
|
; SSE41-NEXT: pmovsxwq 4(%rdi), %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_4i16_to_4i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxwd (%rdi), %xmm0
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_4i16_to_4i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxwq (%rdi), %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: load_sext_4i16_to_4i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxwq (%rdi), %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_4i16_to_4i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxwq (%eax), %xmm0
|
|
; X32-SSE41-NEXT: pmovsxwq 4(%eax), %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <4 x i16>, <4 x i16>* %ptr
|
|
%Y = sext <4 x i16> %X to <4 x i64>
|
|
ret <4 x i64> %Y
|
|
}
|
|
|
|
define <8 x i32> @load_sext_8i16_to_8i32(<8 x i16> *%ptr) {
|
|
; SSE2-LABEL: load_sext_8i16_to_8i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $16, %xmm0
|
|
; SSE2-NEXT: movq {{.*#+}} xmm1 = mem[0],zero
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $16, %xmm1
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_8i16_to_8i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $16, %xmm0
|
|
; SSSE3-NEXT: movq {{.*#+}} xmm1 = mem[0],zero
|
|
; SSSE3-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3]
|
|
; SSSE3-NEXT: psrad $16, %xmm1
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_8i16_to_8i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxwd (%rdi), %xmm0
|
|
; SSE41-NEXT: pmovsxwd 8(%rdi), %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_8i16_to_8i32:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxwd (%rdi), %xmm0
|
|
; AVX1-NEXT: vpmovsxwd 8(%rdi), %xmm1
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_8i16_to_8i32:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxwd (%rdi), %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: load_sext_8i16_to_8i32:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxwd (%rdi), %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_8i16_to_8i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxwd (%eax), %xmm0
|
|
; X32-SSE41-NEXT: pmovsxwd 8(%eax), %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <8 x i16>, <8 x i16>* %ptr
|
|
%Y = sext <8 x i16> %X to <8 x i32>
|
|
ret <8 x i32> %Y
|
|
}
|
|
|
|
define <2 x i64> @load_sext_2i32_to_2i64(<2 x i32> *%ptr) {
|
|
; SSE2-LABEL: load_sext_2i32_to_2i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm1
|
|
; SSE2-NEXT: psrad $31, %xmm1
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_2i32_to_2i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm1
|
|
; SSSE3-NEXT: psrad $31, %xmm1
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_2i32_to_2i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxdq (%rdi), %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: load_sext_2i32_to_2i64:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxdq (%rdi), %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_2i32_to_2i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxdq (%eax), %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <2 x i32>, <2 x i32>* %ptr
|
|
%Y = sext <2 x i32> %X to <2 x i64>
|
|
ret <2 x i64> %Y
|
|
}
|
|
|
|
define <4 x i64> @load_sext_4i32_to_4i64(<4 x i32> *%ptr) {
|
|
; SSE2-LABEL: load_sext_4i32_to_4i64:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: movdqa (%rdi), %xmm0
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: load_sext_4i32_to_4i64:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: movdqa (%rdi), %xmm0
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: load_sext_4i32_to_4i64:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxdq (%rdi), %xmm0
|
|
; SSE41-NEXT: pmovsxdq 8(%rdi), %xmm1
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: load_sext_4i32_to_4i64:
|
|
; AVX1: # %bb.0: # %entry
|
|
; AVX1-NEXT: vpmovsxdq (%rdi), %xmm0
|
|
; AVX1-NEXT: vpmovsxdq 8(%rdi), %xmm1
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: load_sext_4i32_to_4i64:
|
|
; AVX2: # %bb.0: # %entry
|
|
; AVX2-NEXT: vpmovsxdq (%rdi), %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: load_sext_4i32_to_4i64:
|
|
; AVX512: # %bb.0: # %entry
|
|
; AVX512-NEXT: vpmovsxdq (%rdi), %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: load_sext_4i32_to_4i64:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxdq (%eax), %xmm0
|
|
; X32-SSE41-NEXT: pmovsxdq 8(%eax), %xmm1
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%X = load <4 x i32>, <4 x i32>* %ptr
|
|
%Y = sext <4 x i32> %X to <4 x i64>
|
|
ret <4 x i64> %Y
|
|
}
|
|
|
|
define i32 @sext_2i8_to_i32(<16 x i8> %A) nounwind uwtable readnone ssp {
|
|
; SSE2-LABEL: sext_2i8_to_i32:
|
|
; SSE2: # %bb.0: # %entry
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psraw $8, %xmm0
|
|
; SSE2-NEXT: movd %xmm0, %eax
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_2i8_to_i32:
|
|
; SSSE3: # %bb.0: # %entry
|
|
; SSSE3-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSSE3-NEXT: psraw $8, %xmm0
|
|
; SSSE3-NEXT: movd %xmm0, %eax
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_2i8_to_i32:
|
|
; SSE41: # %bb.0: # %entry
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm0
|
|
; SSE41-NEXT: movd %xmm0, %eax
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: sext_2i8_to_i32:
|
|
; AVX: # %bb.0: # %entry
|
|
; AVX-NEXT: vpmovsxbw %xmm0, %xmm0
|
|
; AVX-NEXT: vmovd %xmm0, %eax
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_2i8_to_i32:
|
|
; X32-SSE41: # %bb.0: # %entry
|
|
; X32-SSE41-NEXT: pushl %eax
|
|
; X32-SSE41-NEXT: .cfi_def_cfa_offset 8
|
|
; X32-SSE41-NEXT: pmovsxbw %xmm0, %xmm0
|
|
; X32-SSE41-NEXT: movd %xmm0, %eax
|
|
; X32-SSE41-NEXT: popl %ecx
|
|
; X32-SSE41-NEXT: retl
|
|
entry:
|
|
%Shuf = shufflevector <16 x i8> %A, <16 x i8> undef, <2 x i32> <i32 0, i32 1>
|
|
%Ex = sext <2 x i8> %Shuf to <2 x i16>
|
|
%Bc = bitcast <2 x i16> %Ex to i32
|
|
ret i32 %Bc
|
|
}
|
|
|
|
define <4 x i64> @sext_4i1_to_4i64(<4 x i1> %mask) {
|
|
; SSE2-LABEL: sext_4i1_to_4i64:
|
|
; SSE2: # %bb.0:
|
|
; SSE2-NEXT: pslld $31, %xmm0
|
|
; SSE2-NEXT: psrad $31, %xmm0
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_4i1_to_4i64:
|
|
; SSSE3: # %bb.0:
|
|
; SSSE3-NEXT: pslld $31, %xmm0
|
|
; SSSE3-NEXT: psrad $31, %xmm0
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_4i1_to_4i64:
|
|
; SSE41: # %bb.0:
|
|
; SSE41-NEXT: pslld $31, %xmm0
|
|
; SSE41-NEXT: psrad $31, %xmm0
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_4i1_to_4i64:
|
|
; AVX1: # %bb.0:
|
|
; AVX1-NEXT: vpslld $31, %xmm0, %xmm0
|
|
; AVX1-NEXT: vpsrad $31, %xmm0, %xmm0
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_4i1_to_4i64:
|
|
; AVX2: # %bb.0:
|
|
; AVX2-NEXT: vpslld $31, %xmm0, %xmm0
|
|
; AVX2-NEXT: vpsrad $31, %xmm0, %xmm0
|
|
; AVX2-NEXT: vpmovsxdq %xmm0, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_4i1_to_4i64:
|
|
; AVX512: # %bb.0:
|
|
; AVX512-NEXT: vpslld $31, %xmm0, %xmm0
|
|
; AVX512-NEXT: vpsrad $31, %xmm0, %xmm0
|
|
; AVX512-NEXT: vpmovsxdq %xmm0, %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_4i1_to_4i64:
|
|
; X32-SSE41: # %bb.0:
|
|
; X32-SSE41-NEXT: pslld $31, %xmm0
|
|
; X32-SSE41-NEXT: psrad $31, %xmm0
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
%extmask = sext <4 x i1> %mask to <4 x i64>
|
|
ret <4 x i64> %extmask
|
|
}
|
|
|
|
define <4 x i64> @sext_4i8_to_4i64(<4 x i8> %mask) {
|
|
; SSE2-LABEL: sext_4i8_to_4i64:
|
|
; SSE2: # %bb.0:
|
|
; SSE2-NEXT: pslld $24, %xmm0
|
|
; SSE2-NEXT: psrad $24, %xmm0
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm2
|
|
; SSE2-NEXT: psrad $31, %xmm2
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_4i8_to_4i64:
|
|
; SSSE3: # %bb.0:
|
|
; SSSE3-NEXT: pslld $24, %xmm0
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: movdqa %xmm0, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm1 = xmm0[2,3,0,1]
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
|
|
; SSSE3-NEXT: movdqa %xmm1, %xmm2
|
|
; SSSE3-NEXT: psrad $31, %xmm2
|
|
; SSSE3-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_4i8_to_4i64:
|
|
; SSE41: # %bb.0:
|
|
; SSE41-NEXT: pslld $24, %xmm0
|
|
; SSE41-NEXT: psrad $24, %xmm0
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxdq %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_4i8_to_4i64:
|
|
; AVX1: # %bb.0:
|
|
; AVX1-NEXT: vpslld $24, %xmm0, %xmm0
|
|
; AVX1-NEXT: vpsrad $24, %xmm0, %xmm0
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm1
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; AVX1-NEXT: vpmovsxdq %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_4i8_to_4i64:
|
|
; AVX2: # %bb.0:
|
|
; AVX2-NEXT: vpslld $24, %xmm0, %xmm0
|
|
; AVX2-NEXT: vpsrad $24, %xmm0, %xmm0
|
|
; AVX2-NEXT: vpmovsxdq %xmm0, %ymm0
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512-LABEL: sext_4i8_to_4i64:
|
|
; AVX512: # %bb.0:
|
|
; AVX512-NEXT: vpslld $24, %xmm0, %xmm0
|
|
; AVX512-NEXT: vpsrad $24, %xmm0, %xmm0
|
|
; AVX512-NEXT: vpmovsxdq %xmm0, %ymm0
|
|
; AVX512-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_4i8_to_4i64:
|
|
; X32-SSE41: # %bb.0:
|
|
; X32-SSE41-NEXT: pslld $24, %xmm0
|
|
; X32-SSE41-NEXT: psrad $24, %xmm0
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm2
|
|
; X32-SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; X32-SSE41-NEXT: pmovsxdq %xmm0, %xmm1
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
%extmask = sext <4 x i8> %mask to <4 x i64>
|
|
ret <4 x i64> %extmask
|
|
}
|
|
|
|
define <32 x i8> @sext_32xi1_to_32xi8(<32 x i16> %c1, <32 x i16> %c2)nounwind {
|
|
; SSE-LABEL: sext_32xi1_to_32xi8:
|
|
; SSE: # %bb.0:
|
|
; SSE-NEXT: pcmpeqw %xmm5, %xmm1
|
|
; SSE-NEXT: pcmpeqw %xmm4, %xmm0
|
|
; SSE-NEXT: packsswb %xmm1, %xmm0
|
|
; SSE-NEXT: pcmpeqw %xmm7, %xmm3
|
|
; SSE-NEXT: pcmpeqw %xmm6, %xmm2
|
|
; SSE-NEXT: packsswb %xmm3, %xmm2
|
|
; SSE-NEXT: movdqa %xmm2, %xmm1
|
|
; SSE-NEXT: retq
|
|
;
|
|
; AVX1-LABEL: sext_32xi1_to_32xi8:
|
|
; AVX1: # %bb.0:
|
|
; AVX1-NEXT: vextractf128 $1, %ymm3, %xmm4
|
|
; AVX1-NEXT: vextractf128 $1, %ymm1, %xmm5
|
|
; AVX1-NEXT: vpcmpeqw %xmm4, %xmm5, %xmm4
|
|
; AVX1-NEXT: vpcmpeqw %xmm3, %xmm1, %xmm1
|
|
; AVX1-NEXT: vpacksswb %xmm4, %xmm1, %xmm1
|
|
; AVX1-NEXT: vextractf128 $1, %ymm2, %xmm3
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm4
|
|
; AVX1-NEXT: vpcmpeqw %xmm3, %xmm4, %xmm3
|
|
; AVX1-NEXT: vpcmpeqw %xmm2, %xmm0, %xmm0
|
|
; AVX1-NEXT: vpacksswb %xmm3, %xmm0, %xmm0
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
|
; AVX1-NEXT: retq
|
|
;
|
|
; AVX2-LABEL: sext_32xi1_to_32xi8:
|
|
; AVX2: # %bb.0:
|
|
; AVX2-NEXT: vpcmpeqw %ymm3, %ymm1, %ymm1
|
|
; AVX2-NEXT: vpcmpeqw %ymm2, %ymm0, %ymm0
|
|
; AVX2-NEXT: vpacksswb %ymm1, %ymm0, %ymm0
|
|
; AVX2-NEXT: vpermq {{.*#+}} ymm0 = ymm0[0,2,1,3]
|
|
; AVX2-NEXT: retq
|
|
;
|
|
; AVX512F-LABEL: sext_32xi1_to_32xi8:
|
|
; AVX512F: # %bb.0:
|
|
; AVX512F-NEXT: vpcmpeqw %ymm2, %ymm0, %ymm0
|
|
; AVX512F-NEXT: vpmovsxwd %ymm0, %zmm0
|
|
; AVX512F-NEXT: vpmovdb %zmm0, %xmm0
|
|
; AVX512F-NEXT: vpcmpeqw %ymm3, %ymm1, %ymm1
|
|
; AVX512F-NEXT: vpmovsxwd %ymm1, %zmm1
|
|
; AVX512F-NEXT: vpmovdb %zmm1, %xmm1
|
|
; AVX512F-NEXT: vinserti128 $1, %xmm1, %ymm0, %ymm0
|
|
; AVX512F-NEXT: retq
|
|
;
|
|
; AVX512BW-LABEL: sext_32xi1_to_32xi8:
|
|
; AVX512BW: # %bb.0:
|
|
; AVX512BW-NEXT: vpcmpeqw %zmm1, %zmm0, %k0
|
|
; AVX512BW-NEXT: vpmovm2b %k0, %zmm0
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
; AVX512BW-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_32xi1_to_32xi8:
|
|
; X32-SSE41: # %bb.0:
|
|
; X32-SSE41-NEXT: pushl %ebp
|
|
; X32-SSE41-NEXT: movl %esp, %ebp
|
|
; X32-SSE41-NEXT: andl $-16, %esp
|
|
; X32-SSE41-NEXT: subl $16, %esp
|
|
; X32-SSE41-NEXT: movdqa 8(%ebp), %xmm3
|
|
; X32-SSE41-NEXT: pcmpeqw 40(%ebp), %xmm1
|
|
; X32-SSE41-NEXT: pcmpeqw 24(%ebp), %xmm0
|
|
; X32-SSE41-NEXT: packsswb %xmm1, %xmm0
|
|
; X32-SSE41-NEXT: pcmpeqw 72(%ebp), %xmm3
|
|
; X32-SSE41-NEXT: pcmpeqw 56(%ebp), %xmm2
|
|
; X32-SSE41-NEXT: packsswb %xmm3, %xmm2
|
|
; X32-SSE41-NEXT: movdqa %xmm2, %xmm1
|
|
; X32-SSE41-NEXT: movl %ebp, %esp
|
|
; X32-SSE41-NEXT: popl %ebp
|
|
; X32-SSE41-NEXT: retl
|
|
%a = icmp eq <32 x i16> %c1, %c2
|
|
%b = sext <32 x i1> %a to <32 x i8>
|
|
ret <32 x i8> %b
|
|
}
|
|
|
|
define <2 x i32> @sext_2i8_to_2i32(<2 x i8>* %addr) {
|
|
; SSE2-LABEL: sext_2i8_to_2i32:
|
|
; SSE2: # %bb.0:
|
|
; SSE2-NEXT: movzwl (%rdi), %eax
|
|
; SSE2-NEXT: movd %eax, %xmm0
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3]
|
|
; SSE2-NEXT: psrad $24, %xmm0
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,1,1,3]
|
|
; SSE2-NEXT: paddq %xmm0, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSSE3-LABEL: sext_2i8_to_2i32:
|
|
; SSSE3: # %bb.0:
|
|
; SSSE3-NEXT: movzwl (%rdi), %eax
|
|
; SSSE3-NEXT: movd %eax, %xmm0
|
|
; SSSE3-NEXT: pshufb {{.*#+}} xmm0 = xmm0[u,u,u,0,u,u,u,1,u,u,u,u,u,u,u,u]
|
|
; SSSE3-NEXT: psrad $24, %xmm0
|
|
; SSSE3-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,1,1,3]
|
|
; SSSE3-NEXT: paddq %xmm0, %xmm0
|
|
; SSSE3-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: sext_2i8_to_2i32:
|
|
; SSE41: # %bb.0:
|
|
; SSE41-NEXT: pmovsxbq (%rdi), %xmm0
|
|
; SSE41-NEXT: paddq %xmm0, %xmm0
|
|
; SSE41-NEXT: retq
|
|
;
|
|
; AVX-LABEL: sext_2i8_to_2i32:
|
|
; AVX: # %bb.0:
|
|
; AVX-NEXT: vpmovsxbq (%rdi), %xmm0
|
|
; AVX-NEXT: vpaddq %xmm0, %xmm0, %xmm0
|
|
; AVX-NEXT: retq
|
|
;
|
|
; X32-SSE41-LABEL: sext_2i8_to_2i32:
|
|
; X32-SSE41: # %bb.0:
|
|
; X32-SSE41-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X32-SSE41-NEXT: pmovsxbq (%eax), %xmm0
|
|
; X32-SSE41-NEXT: paddq %xmm0, %xmm0
|
|
; X32-SSE41-NEXT: retl
|
|
%x = load <2 x i8>, <2 x i8>* %addr, align 1
|
|
%y = sext <2 x i8> %x to <2 x i32>
|
|
%z = add <2 x i32>%y, %y
|
|
ret <2 x i32>%z
|
|
}
|
|
|