forked from OSchip/llvm-project
44 lines
2.4 KiB
LLVM
44 lines
2.4 KiB
LLVM
; RUN: opt -cost-model -analyze -mtriple=amdgcn-unknown-amdhsa -mcpu=gfx900 %s | FileCheck -check-prefixes=GFX9,GCN %s
|
|
; RUN: opt -cost-model -analyze -mtriple=amdgcn-unknown-amdhsa -mcpu=fiji %s | FileCheck -check-prefixes=VI,GCN %s
|
|
|
|
; GFX9: estimated cost of 0 for {{.*}} shufflevector <2 x i16> %vec, <2 x i16> undef, <2 x i32> zeroinitializer
|
|
define amdgpu_kernel void @shufflevector_00_v2i16(<2 x i16> addrspace(1)* %out, <2 x i16> addrspace(1)* %vaddr) {
|
|
%vec = load <2 x i16>, <2 x i16> addrspace(1)* %vaddr
|
|
%shuf = shufflevector <2 x i16> %vec, <2 x i16> undef, <2 x i32> zeroinitializer
|
|
store <2 x i16> %shuf, <2 x i16> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; GFX9: estimated cost of 0 for {{.*}} shufflevector <2 x i16> %vec, <2 x i16> undef, <2 x i32> <i32 0, i32 1>
|
|
define amdgpu_kernel void @shufflevector_01_v2i16(<2 x i16> addrspace(1)* %out, <2 x i16> addrspace(1)* %vaddr) {
|
|
%vec = load <2 x i16>, <2 x i16> addrspace(1)* %vaddr
|
|
%shuf = shufflevector <2 x i16> %vec, <2 x i16> undef, <2 x i32> <i32 0, i32 1>
|
|
store <2 x i16> %shuf, <2 x i16> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; GFX9: estimated cost of 0 for {{.*}} shufflevector <2 x i16> %vec, <2 x i16> undef, <2 x i32> <i32 1, i32 0>
|
|
define amdgpu_kernel void @shufflevector_10_v2i16(<2 x i16> addrspace(1)* %out, <2 x i16> addrspace(1)* %vaddr) {
|
|
%vec = load <2 x i16>, <2 x i16> addrspace(1)* %vaddr
|
|
%shuf = shufflevector <2 x i16> %vec, <2 x i16> undef, <2 x i32> <i32 1, i32 0>
|
|
store <2 x i16> %shuf, <2 x i16> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; GFX9: estimated cost of 0 for {{.*}} shufflevector <2 x i16> %vec, <2 x i16> undef, <2 x i32> <i32 1, i32 1>
|
|
define amdgpu_kernel void @shufflevector_11_v2i16(<2 x i16> addrspace(1)* %out, <2 x i16> addrspace(1)* %vaddr) {
|
|
%vec = load <2 x i16>, <2 x i16> addrspace(1)* %vaddr
|
|
%shuf = shufflevector <2 x i16> %vec, <2 x i16> undef, <2 x i32> <i32 1, i32 1>
|
|
store <2 x i16> %shuf, <2 x i16> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN: estimated cost of 2 for {{.*}} shufflevector <2 x i16> %vec0, <2 x i16> %vec1, <2 x i32> <i32 0, i32 2>
|
|
define amdgpu_kernel void @shufflevector_02_v2i16(<2 x i16> addrspace(1)* %out, <2 x i16> addrspace(1)* %vaddr0, <2 x i16> addrspace(1)* %vaddr1) {
|
|
%vec0 = load <2 x i16>, <2 x i16> addrspace(1)* %vaddr0
|
|
%vec1 = load <2 x i16>, <2 x i16> addrspace(1)* %vaddr1
|
|
%shuf = shufflevector <2 x i16> %vec0, <2 x i16> %vec1, <2 x i32> <i32 0, i32 2>
|
|
store <2 x i16> %shuf, <2 x i16> addrspace(1)* %out
|
|
ret void
|
|
}
|