maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Petar Avramovic 599591f3d4 [MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store 
Add vector MSA register classes to fprb, they are 128 bit wide.
MSA instructions use the same registers for both integer and floating
point operations. Therefore we only need to check for vector element
size during legalization or instruction selection.

Add helper function in MipsLegalizerInfo and switch to legalIf
LegalizeRuleSet to keep legalization rules compact since they depend
on MipsSubtarget and presence of MSA.
fprb is assigned to all vector operands.
Move selectLoadStoreOpCode to MipsInstructionSelector in order to
reduce number of arguments.

Differential Revision: https://reviews.llvm.org/D68867

llvm-svn: 374872
 		2019-10-15 09:30:08 +00:00
..
AArch64 [update_mir_test_checks] Handle MI flags properly 2019-10-14 22:01:58 +00:00
AMDGPU [update_mir_test_checks] Handle MI flags properly 2019-10-14 22:01:58 +00:00
ARC
…
ARM Reapply r374743 with a fix for the ocaml binding 2019-10-14 16:15:14 +00:00
AVR
…
BPF [BPF] Remove relocation for patchable externs 2019-10-10 15:33:09 +00:00
Generic Reapply r374743 with a fix for the ocaml binding 2019-10-14 16:15:14 +00:00
Hexagon [ModuloSchedule] removeBranch() *before* creating the trip count condition 2019-10-03 17:10:32 +00:00
Inputs
…
Lanai [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing 2019-09-11 11:16:48 +00:00
MIR Print quoted backslashes in LLVM IR as \\ instead of \5C 2019-10-10 18:31:57 +00:00
MSP430 [DAGCombiner] add operation legality checks before creating shift ops (PR43542) 2019-10-03 21:34:04 +00:00
Mips [MIPS GlobalISel] Add MSA registers to fprb. Select vector load, store 2019-10-15 09:30:08 +00:00
NVPTX [NVPTX] Restructure shfl instrinsics and add variants that return a predicate. 2019-10-14 16:53:34 +00:00
PowerPC [AIX] Use .space instead of .zero in assembly 2019-10-11 15:07:28 +00:00
RISCV [RISCV] Support fast calling convention 2019-10-15 02:04:29 +00:00
SPARC [test] Fix tests when run on windows after SVN r369426. NFC. 2019-08-20 20:58:02 +00:00
SystemZ [FPEnv] Strict FP tests should use the requisite function attributes. 2019-10-04 17:03:46 +00:00
Thumb (Re)generate various tests. NFC 2019-10-08 16:16:26 +00:00
Thumb2 [ARM] Selection for MVE VMOVN 2019-10-14 15:19:33 +00:00
WebAssembly [WebAssembly] Trapping fptoint builtins and intrinsics 2019-10-15 01:11:51 +00:00
WinCFGuard
…
WinEH [Windows] Replace TrapUnreachable with an int3 insertion pass 2019-09-09 23:04:25 +00:00
X86 Reapply r374743 with a fix for the ocaml binding 2019-10-14 16:15:14 +00:00
XCore
…